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Next Generation Silicon Photonic Transceivers:
From Device Innovation to System Analysis
Hang Guan
Silicon photonics is recognized as a disruptive technology that has the potential to
reshape many application areas, for example, data center communication, telecommu-
nications, high-performance computing, and sensing. The key capability that silicon
photonics offers is to leverage CMOS-style design, fabrication, and test infrastructure to
build compact, energy-efficient, and high-performance integrated photonic systems-on-
chip at low cost. As the need to squeeze more data into a given bandwidth and a given
footprint increases, silicon photonics becomes more and more promising. This work
develops and demonstrates novel devices, methodologies, and architectures to resolve
the challenges facing the next-generation silicon photonic transceivers.
The first part of this thesis focuses on the topology optimization of passive silicon
photonic devices. Specifically, a novel device optimization methodology - particle swarm
optimization in conjunction with 3D finite-difference time-domain (FDTD), has been
proposed and proven to be an effective way to design a wide range of passive silicon
photonic devices. We demonstrate a polarization rotator and a 90◦ optical hybrid for
polarization-diversity and phase-diversity communications - two important schemes to
increase the communication capacity by increasing the spectral efficiency.
The second part of this thesis focuses on the design and characterization of the next-
generation silicon photonic transceivers. We demonstrate a polarization-insensitive
WDM receiver with an aggregate data rate of 160 Gb/s. This receiver adopts a novel
architecture which effectively reduces the polarization-dependent loss. In addition, we
demonstrate a III-V/silicon hybrid external cavity laser with a tuning range larger
than 60 nm in the C-band on a silicon-on-insulator platform. A III-V semiconductor
gain chip is hybridized into the silicon chip by edge-coupling to the silicon chip. The
demonstrated packaging method requires only passive alignment and is thus suitable for
high-volume production. We also demonstrate all silicon-photonics-based transmission
of 34 Gbaud (272 Gb/s) dual-polarization 16-QAM using our integrated laser and silicon
photonic coherent transceiver. The results show no additional penalty compared to
commercially available narrow linewidth tunable lasers.
The last part of this thesis focuses on the chip-scale optical interconnect and presents
two different types of reconfigurable memory interconnects for multi-core many-memory
computing systems. These reconfigurable interconnects can effectively alleviate the
memory access issues, such as non-uniform memory access, and Network-on-Chip (NoC)
hot-spots that plague the many-memory computing systems by dynamically directing
the available memory bandwidth to the required memory interface.
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1.1 Silicon Photonics in the Zettabyte Era
We are living in an era when there is an exponentially increasing amount of information
being handled by the Internet due to the emergence of the Internet-of-Things (IoT)
and Cloud technologies [1]. Based on Cisco’s statistics and predictions [2], the global
IP traffic was 1.2 Zettabyte in 2016 and will increase nearly threefold from 2016 to
2021. The rapid growth in the demand for data transmission capacity has driven the
development of optical transmission systems with high spectral efficiency, high energy
efficiency, and low cost [3].
Silicon photonics is one of the promising technologies for the next-generation optical
interconnects. It has the potential to reshape many application areas, for example, data
center communication, high-performance computing, telecommunications, and sensing
[4]. The reason is that silicon photonics can leverage CMOS-style design, fabrication,
and test infrastructure to build compact, energy-efficient, and high-performance inte-
grated photonic systems at low cost [5, 6].
The potential of silicon photonics was first recognized in the studies of waveguides
in Silicon-on-Insulator (SOI) wafers in 1985 [7, 8, 9]. A significant amount of research
on the reduction of waveguide loss [10, 11] was undertaken in the late eighties and
early nineties. In 1991, Soref et al. [10] proposed Eq. 1.1 to determine the necessary
cross-sectional dimensions for a single-mode rib waveguide, where a and b are related
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Figure 1.1: Silicon-based optoelectronic superchip. (adapted from [13])
to the rib width and inner rib height, and r is the outer-inner ratio.
a
b
≤ 0.3 + r√
1− r2 (1.1)
In 1992, Abstreiter first proposed the fully integrated monolithic optoelectronic
“superchip” for silicon hybrid integration [12]. The superchip incorporates all the
functionalities of optical communications, including the creation, routing, amplifying,
detection and so forth of the optical signal. The optical fibers were butt-coupled to
the photonic chip, which could subsequently be integrated with the electrical chip [13].
Under the guidance of this vision, a myriad of optoelectronic devices have been devel-
oped, including high-speed modulators [14, 15, 16], Ge- and SiGe-based photodetectors
[17, 18, 19, 20], micro-ring modulators [21, 22], WDM filters [23, 24], grating/edge
couplers [25, 26, 27, 28, 29], phase shifters [30, 31], and reconfigurable electro-optic
(EO)/thermo-optic (TO) switches and routers [32, 33, 34, 35].
The functionalities of silicon photonics can be further enhanced and extended by
integrating silicon with other materials, including graphene, silicon nitride, III-V com-
pound semiconductors, other group-IV elements like Ge, and magneto-optical materials.
For example, graphene-based high-speed EO modulators and photodetectors have been
demonstrated [36, 37, 38, 39, 40, 41]. SiN-on-SOI platforms open the possibility for
passive optical functionalities implemented in the SiN layer to be combined with active
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Figure 1.2: Silicon photonic transceiver market forecast. (adapted from [63])
functionalities in the SOI [42, 43]. The III-V compound materials are used to create
lasers and provide gain [44, 45, 46, 47, 48, 49]. Magneto-optic materials are used to
form non-reciprocal photonic devices like isolators and circulators [50, 51, 52].
In the early 2000s, the commercialization of silicon photonic transceivers started.
Companies like Luxtera [53, 54, 55] and Kotura [19, 56] first introduced their products
to the market. Recently, other companies like Intel [57, 58, 59], Cisco [60, 61], Acacia
[62] joined in and started shipping their silicon photonic transceiver products in high
volume for the high-performance computing (HPC), datacenter interconnect (DCI),
and telecommunications optical transport markets.
1.2 Silicon Photonic Transceivers
According to Yole’s report [63], the silicon photonic technology has reached its tipping
point, with transceivers shipping in volume, as shown in Fig. 1.2. The main driving
force behind it is the anticipated large-scale deployment of silicon photonic transceivers





Figure 1.3: (a) QSFP28 form factor module (b) Chipset internal to QSFP28 module, the
picture shows the assembled ICs and their assembly on the PCBA. (adapted from [55])
1.2.1 Data Center and High-Performance Computing
Data center bandwidth requirements increase with the growing popularity of video
streaming, cloud computing, and other data intensive applications. There is a growing
demand for longer reach optical links in intra- and inter-datacenter interconnects (from
500 m to 80 km) for datacenter expansion or installation of new mega-datacenters
[64, 65, 66]. The use of single-mode fiber infrastructure for newly installed mega-
datacenters, or interconnects between datacenters, open promising opportunities for
silicon photonic integration [67].
A series of silicon photonic short reach transceivers have been demonstrated and
are available on the market [68]. One popular solution is based on parallel single-mode
fibers (PSM), and the other is based on wavelength-division multiplexing (WDM). Intel
[69], Cisco [61], and many other companies all demonstrated their silicon photonic
transceivers. Fig. 1.3 shows Luxtera’s silicon-photonics-based 100 Gbps (4x26 Gbps)
transceivers for parallel single mode fiber communication.
1.2.2 Telecommunications
Until circa 2002, fiber-optic communication deployed for long-haul distance (600-15,000
km) and metropolitan distance (80 - 600 km) used mostly on-off keying (OOK) trans-
mission [70]. As the traffic capacity kept growing, it became too expensive to install
new optical fibers to support the OOK transmission. As a result, carriers and data-
center operators shifted focus to coherent systems, because coherent systems offer much
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Figure 1.4: Block diagram of a silicon single chip transceiver excluding laser. Gold box
with the silicon PIC packaged with drivers, transimpedance amplifiers, fiber array, and
other components. (adapted from [79])
higher bit rates by using more advanced modulation formats [71, 72, 73, 74].
100Gb/s coherent systems have been widely deployed, as the price, footprint, and
power consumptions of such systems keep decreasing. To meet these tight require-
ments, people must use photonic integration. Acacia [75, 76], Cisco [60, 77], Bell
Labs [78], and many other companies all demonstrated their silicon photonic coher-
ent transceivers. Fig. 1.4 shows Acacia’s silicon-photonics-based coherent transceiver.
The transceiver includes 4 carrier-depletion Mach-Zehnder modulators, 4 pairs of high
speed Germanium photodiodes (PDs), 2 sets of 90◦ optical hybrid, 3 fiber couplers,
2 polarization beam splitter and rotators (PBSRs), and many splitters, thermo-optic
phase shifters (PSs), variable optical attenuators (VOAs), monitor diodes (PDs), and
routing waveguides [79].
1.3 Key Components for Silicon Photonic Transceivers
The design of silicon photonic transceivers (or, more broadly, any complicated silicon
photonic system) needs to start from the design of the very basic devices [80, 81, 82,
83, 84, 85]. Thus, a review of recent progress in silicon photonic passive and active




1.3.1.1 Fiber-to-Chip Light Couplers
Coupling light into/out of a high index-contrast silicon waveguide from/into a single
mode fiber (SMF) with a mode-field diameter (MFD) larger than 5 µm is a non-trivial
problem because of the high coupling loss due to the severe modal field and effective
index mismatch. Two devices - edge couplers and grating couplers are often used to
address this issue.
Edge couplers, also known as spot-size converters (SSCs) are used to covert the
highly confined mode (∼ 0.5 µm × 1 µm) in the Si waveguide to a much larger fiber
mode (∼ 10 µm × 10 µm). The typical method is to use a single-stage inverse taper
[86, 87], as known as nano-taper, in which the waveguide is gradually narrowed down to
a very small size in a suspended glass waveguide [88, 89, 90] or a knife-edge waveguide
[91]. Edge couplers with large misalignment tolerance like the trident SSCs [92, 93] and
SSCs with the deposition of low-index material overlay over the inverse taper [94] have
also been demonstrated.
Grating couplers, also known as surface-emitting grating couplers reflect light to
enter (or emit from) the surface of the wafer at a roughly 90◦ angle, are well-suited
for inline probing, wafer-level automatic measurement, or coupling to an optical fiber
in some real products [95, 96]. The typical grating couplers are formed using either
through-etched trenches or shallow-etched trenches [97, 98, 99]. Methods such as uti-
lizing embedded metal mirrors [96, 100], polysilicon overlay [101], and sub-wavelength
structures [102, 103, 104] to improve the efficiency and directionality of the grating
couplers have also been demonstrated.
1.3.1.2 Power Dividers and Combiners
Power dividers/combiners are used to split/combine optical signals. Commonly used
power dividers/combiners include multimode interferometer (MMI) [105, 106, 107], Y
junctions [108, 109], and directional couplers (DC)[110]. More recently, adiabatic 3dB
couplers and MMI couplers [111, 112, 113, 114] have been demonstrated to have more
compact footprint, larger bandwidth, and larger fabrication tolerance. In addition to
uniform power splitting ratios, any arbitrary splitting ratio can be achieved [115, 116,
117].
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1.3.1.3 Filters
Optical filters are extensively used in optical interconnect systems to performance signal
processing and wavelength division multiplexing. Most commonly used filters include
arrayed waveguide gratings (AWG) [118, 119, 120, 121, 122], Echelle gratings [123, 124,
125, 126], ring resonators [127, 128, 129, 130, 131, 132], multimode interference [133],
and Fabry-Pe´rot [134, 135, 136]. AWGs have large channel counts and large footprints.
For example, a 512 × 512 AWG was demonstrated with a footprint of 16 mm × 11
mm [120]. On the contrary, ring-resonator-based filters have very compact footprints,
wavelength tunablity, very high-Q factors, and can be used for a moderate number of
channel counts [137, 138, 139].
1.3.1.4 Polarization Splitters
Polarization splitters are key components to enable dual-polarization communication.
One way to implement on-chip polarization splitting is to use a polarization split-
ting grating couplers, which combines the functionalities of efficient light coupling and
polarization splitting [140, 141, 142, 143, 144]. The other way is to use a separate
device, like directional couplers (DCs) and MMIs [145, 146, 147, 148, 149, 150]. A
fabrication-tolerant DC-based design has a long coupling length (longer than 100 µm)
[145]. Compared to DCs, which requires precise control of a narrow coupling gap, the
MMIs based on self-imaging principles have a more compact footprint and are more
fabrication tolerant [85].
1.3.1.5 Waveguide Crossings
Waveguide crossings are required when the planar optical routing becomes complex,
and there is a need to cross two waveguides. Commonly used methods include polymer
and silicon nitride waveguide vertical overlay on inverse tapers [151, 152], subwavelength
gratings (SWGs) [153], multimode-interference (MMI) [154, 155, 156, 157], Bloch waves
[158, 159], and adiabatic tapers [160, 161]. The vertical overlay approach requires the
overlay material to expand the mode, thus having relatively large size and a complex
process. The subwavelength grating approach exploits the effective medium principle,
which states that different optical materials, combined at subwavelength scales, can be
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approximated by an effective homogeneous material [153, 162, 163]. But the SWG-
based approach suffers from the fabrication variation. The other three approaches are
relatively compact and robust.
1.3.2 Active Devices
1.3.2.1 Modulators
There are many different types of Si-based optical modulator [164, 165]. The most
widely adopted modulator is the carrier depletion modulator [166, 167] based on the
plasma dispersion effect - the change in silicon’s refractive index due to the presence of
free carriers [168]. The change in refractive index ∆n at 1550 nm is described by:
∆n = −8.8× 10−22∆N − 8.5× 10−18∆P 0.8 (1.2)
where ∆N, ∆P are the change in carrier densities of electrons and holes, respectively.
Thus, holes are more effective for providing an index shift. The optical signal is passed
through a p-n junction, and the depletion width is modulated by the electrical signal.
Carrier depletion modulators can operate at >50 Gb/s, but have a high insertion loss
[166, 169, 170]. That is because the imaginary part of the refractive index is also
modulated which contributes to the unavoidable high loss. The phase-shifting efficiency,
VpiL is limited from 0.2 to 2.8 V·cm due to the material properties of Si [166].
MOS-capacitor-type modulators have recently been investigated to circumvent this
issue. One type of MOS-capacitor modulators is the silicon-insulator silicon-capacitor
(SIS-CAP), which consists of a p-type poly-Si layer, a gate-oxide layer, and a n-type
SOI layer. The overlapping region of the poly-Si layer and the SOI layer creates a
waveguide that confines the optical modes [171, 172, 173]. The other type is III-V/Si-
MOS-capacitor modulator. III-V material provide a large electron-induced refractive-
index change due to the large carrier-plasma effect and band-filling effect [174, 175, 176].
Also, the higher electron mobility in III-V materials leads to smaller loss and time
delay [177]. High phase-shift efficiency (smaller than 0.1 V·cm) has been demonstrated
[178, 179].
SiGe electro-absorption modulators based on Franz-Keldysh effect have attracted
a lot of attention recently due to their compact footprint, ultra-low energy consump-
tion [180, 181, 182]. The optical mode is evanescently coupled to the Ge absorption
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layer, whose absorption can be controlled through an applied voltage. Other type of
modulators like graphene modulators by switching the graphene between a transparent
insulator and an absorbing metal [38, 41, 183] have also been demonstrated.
1.3.2.2 Photodetectors
Ge-based waveguide photodetectors are widely used in today’s silicon photonic in-
tegrated circuits. They usually use a p-i-n configuration, consisting of p-doped sil-
icon on which Ge is grown. Due to the 4% lattice mismatch between Ge and sil-
icon, a thin layer of SiGe is grown first to minimize the dislocations. N-doped Ge
is grown on the top. The conventional Ge-based waveguide photodetectors have ei-
ther vertical or lateral p-i-n junctions, with Ge doping and metal contact on top of
Ge [20, 184, 185, 186, 187, 188, 189]. However, these detectors suffer from significant
losses, decreasing the device responsivity and requiring a specific technological process
scheme for Ge [190].
To reduce the capacitance and increase the speed and responsivity, Ge waveguide
photodetectors without Ge doping and top metal via-contacts like the Ge wrap-around
configuration have been demonstrated [190, 191, 192, 193, 194, 195, 196, 197]. These
devices show improved performance e.g. bandwidth, responsivity, dark current at the
telecom and datacom wavelengths.
1.3.2.3 Switches
An optical switch can be used in many applications, like add/drop multiplexing, high-
radix switch fabric. One type of optical switches is based on the plasma-dispersion
effect [198, 199, 200], which has very fast switching speed (in nanoseconds). The other
type is based on the thermo-optic effect [201, 202, 203, 204], thanks to the large thermo-
optic (TO) coefficient of silicon. Although the TO-based switches have low loss, the
switching speed is relatively slow (in microseconds). Ring-resonator based devices have
a smaller footprint, but relatively narrower bandwidth, while Mach-Zehnder interfer-
ometer (MZI) based devices have a large footprint but much larger bandwidth.
9
1. INTRODUCTION
1.4 Key Challenges for Silicon Photonic Transceivers
1.4.1 Maturity of Available Processes
Thus far, none of the commercially available silicon photonic processes are being offered
to the public with yield and reliability guarantees. Furthermore, while these processes
do come with a library of devices, these devices are often not at the state of the art
in performance, and critical second-order parameters (e.g. linearity, back-reflection,
performance across temperature, etc.) are not characterized. For photonic PDK’s to
be truly useful for commercial purposes, the depth of the device libraries and charac-
terization data needs to be dramatically improved, and the models provided need to
be supported with strong guarantees from the foundries.
1.4.2 Optoelectronic Design Flows
While significant work had been done on integrating optical primitives and simulation
capabilities into existing design environments, the photonic simulations supported by
these packages are relatively unsophisticated. As a result, the leaders in the silicon
photonics space have been forced to develop their own device models, and often their
own simulation software. While stand-alone photonic simulators are quite powerful for
simulating both individual devices and systems-on-chip, there is not yet a commercial
tool which is suitable for doing schematic design, simulation, layout, and test planning
all within a single environment for chips composed of thousands to tens of thousands
of elements. This is similar to the early days of the electronics industry, when leaders
in the field were forced to develop their own design tools.
One particularly egregious omission is the lack of even an agreed-upon structure
for describing the performance of individual photonic devices, in the same way that
BSIM [205] provides models for the ASIC community. The silicon photonics community
needs to work together to address these inadequacies, if we are to continue scaling
complexity successfully. One of our goals as a community in the coming years should be
to standardize on the shape of commercial-quality design flows, breaking these activities
into a clear set of discrete steps, which the major EDA companies can address piece by
piece.
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1.4.3 Design for Packaging
One of the key challenges for silicon photonics is in moving complexity away from the
package and into the chip, to reduce cost, because the product cost is typically dom-
inated by the packaging. The electronics industry has a fully developed path for new
chips to be post-processed (e.g. bumping), singulated, and attached to a substrate (e.g.
pick and place, reflow, etc.). The photonics community has no comparable standard
flow. While silicon photonics platforms have begun appearing at commercial foundries,
photonic packaging is developed as a custom activity by each company developing a
product line.
The key features of a silicon photonics package include the substrate attach, fiber
attach and laser attach. While electronics chips are often bumped, and flip chipped,
silicon photonics chips with pad counts in the low hundreds can use standard wire
bonding or bumping technology, depending on the need. There are a few different
coupling strategies in commercial use including grating couplers [25], active alignment
[206] and v-grooves [207]. Laser attach techniques include heterogeneous integration of
III-V on silicon [208], and laser chip bonding to the silicon photonics [209].
Considerable work [75] is currently ongoing to eliminate the need for hermeticity
in packaging silicon photonic devices, and it’s reasonable to expect that high-volume
applications will in fact require non-hermetic packaging. Furthermore, it is reasonable
to expect that as silicon photonics ramps into significant volume, some of the commer-
cial package designs will either enter into the public domain or become available as
commodity parts, at low cost.
1.4.4 Device Testing and Yield
In the electronics community, multiple vendors offer extremely mature probing solu-
tions, suitable for a range of needs from early research through production. Automated
equipment is extremely mature for die-by-die testing, the state of the art with regards to
photonic probing of silicon wafers is considerably weaker. Most of the work in putting
up wafer-scale test systems is not in the mechanical attachment of the fibers, which is
relatively straightforward. The majority of the effort goes into developing test method-
ology for measuring devices quickly, at wafer scale, with very tight error bounds. In
the silicon electronics space, special-purpose systems are offered with fully integrated
11
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test equipment and well-understood recipes for standard tests. No comparable prober
or set of test recipes is available for silicon photonics, and this represents an unfilled
market niche.
1.4.5 Light Source
While considerable work has been done, both in the commercial and the academic
spheres, on the development of light sources for silicon photonics [49, 210, 211, 212, 213],
to our knowledge none of these processes are publicly available in the form of an MPW
or a process with a commercial PDK. Silicon photonic chips are useless without a light
source, whether it is on- or off-chip, and the development of on-chip or bonded light
sources requires a very considerable effort. As the device count on-chip increases, the
desirability of having light sources (lasers or amplifiers) on-chip only becomes greater,
even if the insertion loss of the individual silicon photonic components continues to
drop due to improved design and process innovation. As of now, there does not appear
to be any prospect of a commercial-grade process which includes pre-designed, proven
light sources becoming openly available in the immediate future.
1.5 Scope of Thesis
This thesis summarizes my research in silicon photonics, which spans from device de-
sign and optimization, to transceiver design and characterization, to applications of
reconfigurable optical links in computing systems. The primary problems the thesis
addresses are as follows:
• How to implement high-performance polarization/phase diversity devices in a
silicon-on-insulator platform.
• How to implement high-speed silicon photonic transceivers in a silicon-on-insulator
platform.
• How to improve the performance of multi-core many-memory computing systems
using silicon photonic interconnects.
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Chapter 2 and Chapter 3 present two different types of silicon photonic devices for
polarization-diversity and phase-diversity communications, respectively. The demon-
strated polarization rotators and 90◦ optical hybrids are key building blocks for ad-
vanced optical transceivers. Specifically, a novel device design and optimization method-
ology - particle swarm optimization in conjunction with 3D finite-time finite-division
(FDTD), has been proposed and proved to be an effective way to design a wide range
of passive silicon photonic devices.
Chapter 4 and Chapter 5 focuses on the design and characterization of the next-
generation silicon photonic transceivers. For example, we demonstrate a polarization-
insensitive WDM receiver with an aggregate data rate of 160 Gb/s. This receiver
adopts a novel architecture which effectively reduces the polarization-dependent loss to
less than 1.2 dB.
Chapter 6 focuses on chip-scale optical interconnects and presents two different
types of reconfigurable memory interconnect for multi-core many-memory computing
systems. These reconfigurable interconnects can effectively alleviate the memory access
issues, such as non-uniform memory access, and NoC hot-spots that plague the many-
memory computing systems by dynamically directing the available memory bandwidth
to the required memory interface.
Chapter 7 summarizes the major results of the thesis and discusses the future work








This chapter reviews the author’s work on designing and testing polarization rotators
on a 220-nm silicon-on-insulator (SOI) platform.
Notable contributions of this work:
• Demonstration of a novel passive device design methodology by using particle
swarm optimization and 3D FDTD simulation.
• The design methodology is easily extensible to other wavelength bands, like O-
band or L-band.
• The rotator has a measured polarization conversion loss lower than 0.2 dB and a
polarization extinction ratio larger than 25 dB over a wavelength range of 80 nm
around 1550 nm.
2.1 Topology Optimization of Passive Silicon Photonic
Devices
The design of passive silicon photonic devices in most cases can be summarized as a
topology optimization problem, because the materials are relatively simple, and the
geometric dimensions matter more. There are mainly three categories of topology
optimization methodologies, as summarized in Table. 2.1.
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Type Manual Automated Automated









2 - 5 20 - 50 200 - 500
Structure Granularity Large Medium Small
Total Design/Computing
Time




Device Performance Moderate High Moderate
Table 2.1: Comparison of different topology optimization methods.
The conventional design methodology can handle very basic silicon photonic devices,
such as directional couplers [110], multimode interference couplers [214], grating cou-
plers [215], and distributed Bragg reflectors [216]. In all these case, the design space is
very small and only a few geometric parameters such as the height, width, gap, period-
icity of the structures need to be optimized. The photonic designer can either calculate
the geometric parameters using analytical formulas or compute the electromagnetic
field response using numerical simulations such as finite element method (FEM), fi-
nite difference time domain (FDTD) method, or beam propagation method (BPM).
A three-dimensional (3D) structures can be replaced by its two-dimensional analogy
using the effective index method (EIM) [217] to speed up the simulation. This brute
force approach is repeated until satisfactory performance is obtained. Usually, this
trial-and-error method takes long time, and does not exploit the full potential of the
device geometry.
To search through a much larger parameter space and design more complicated
silicon photonic devices, an evolutionary-computation methodology such as genetic
algorithms [101, 161, 218] and particle swarm optimization [160, 219, 220, 221] have
been explored. These methods rely on the evolutionary algorithm to quickly search a
large design space and provide near-optimum designs. This method has proven to be
very effective and efficient in designing a myriad of devices.
Recently, the inverse design methodology, which computes the local gradient of a
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performance metric using steepest-descent optimization has attracted a lot of atten-
tion. The inverse design method allows for design by specification, whereby the silicon
photonic designer simply specifies the desired functionality of the device, and the algo-
rithm finds a structure which meets these requirements [222, 223, 224]. Although the
inverse design method can deal with the largest number of parameters among the three
methods and some designs are truly novel and counter-intuitive, the designs usually
suffer from high fabrication sensitivity [225, 226, 227, 228].
2.2 Polarization Rotator
A polarization rotator (PR) or polarization splitter-rotator (PSR) is a crucial compo-
nent for implementing polarization-transparent circuits [229] and polarization-diversity
circuits [230, 231]. The losses of PSRs are usually much smaller than the use of two-
dimensional grating couplers [144, 232, 233] to achieve polarization diversity. Recently,
the implementations of on-chip PRs, especially in a silicon-on-insulator (SOI) platform,
have received much attention [234, 235, 236, 237, 237, 238, 239, 240]. Among these,
PRs that can be fabricated with a complementary metal oxide semiconductor (CMOS)
compatible process are particularly attractive.
Mode-evolution-based PRs are a family of rotators that are widely used in today’s
polarization-diversified circuits. Chen et al. [236] demonstrated a high-efficiency PR
with a device length of 420 µm using an additional S3N4 structure located on top
of a silicon waveguide. Sacher et al. [237] recently presented an adiabatic bi-level
taper polarization rotator-splitter (PRS) with a device length of 475 µm. Although
CMOS-compatible PRs with a symmetric SiO2 cladding can be achieved, as shown
by the aforementioned demonstrations, the footprints of these devices are still very
large. Recently, polarization rotators based on surface plasmon polaritons (SPPs) have
been widely explored in the literature [241, 242]. Although the polarization conversion
lengths of these SPP-based PRs are smaller, the insertion losses (ILs) of these devices
are quite high (∼2 dB). Fabrication barriers must also be overcome to make SPP PRs
fully compatible with the CMOS process. Therefore for PRs, a legitimate question, is
then: Can a PR be realized with both small footprint and high conversion efficiency,
while at the same time being CMOS-compatible and tolerant of manufacturing?
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CIRCUITS
2.3 Design and Optimization
2.3.1 Device Design
We present a CMOS-compatible PR with both a small footprint and high conversion
efficiency. As shown in Fig. 2.1, our proposed PR comprises an ultra-short bi-level
TM0-to-TE1 mode converter, and a novel TE1-to-TE0 mode converter, both of which
are realized on the SOI platform with a symmetric SiO2 cladding. The blue regions
represent the full height of the Si (220 nm thick), while the yellow regions represent
the partially-etched Si slab (90 nm thick). Notice that the PR transforms from a
narrow strip waveguide (at the input), to ridge waveguides (along the bilevel taper),
and finally to a wide strip waveguide (along the bent taper). The proposed PR is based
on the higher-order-mode-assisted mode rotation principle. Instead of rotating the
mode directly, the higher-order-mode-assisted PRs use a higher order mode (usually
a second-order mode, e.g. the TE1 or TM1 mode) as a transition between the two
orthogonal modes (the TE0 and TM0 modes). As shown in Fig. 2.1, the input TM0
mode is first launched into the right-hand side of this PR. It then gradually changes
into the TE1 mode when passing through the bi-level taper. Subsequently, the TE1
mode will be converted into the TE0 mode with the assistance of the bent taper. Also
note that in Fig. 2.1 - Fig. 2.4 the longitudinal scale is compressed with respect to the
cross-sectional scale to simplify viewing.
Figure 2.1: Schematic of the PR, consisting of a bi-level taper and a bent taper. The PR
is surrounded by a symmetric SiO2 cladding (a buried oxide bottom-cladding and a SiO2
top-cladding).
The design goal is to find the optimum geometric parameters of the proposed PR
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that can achieve a high polarization conversion efficiency (PCE) with the most compact
footprint. To meet this goal, we chose the particle swarm optimization (PSO) method,
which has been shown to be an effective technique in designing compact and high-
performance passive devices [160, 219].
The design of a bi-level TM0-to-TE1 mode converter had been discussed and exper-
imentally demonstrated in literature [237, 238, 243, 244]. The mode conversion can be
almost lossless in such a linear bi-level taper architecture. However, mode conversion
in such linear adiabatic tapers is not efficient. The length of the linear adiabatic taper
is usually around a hundred microns or even longer in order to achieve high conversion
efficiency (> 95%) [237, 238]. On the other hand, if the taper geometry is carefully engi-
neered to be nonlinear, one can expect significant improvement of the mode conversion
efficiency and a reduction in the footprint of the PR.
2.3.2 Device Optimization
We now elaborate the use of the PSO method to design an ultra-efficient bi-level mode
converter. As shown in Fig. 2.2(a), the thicknesses of the ridge level (colored in
blue) and the partially-etched slab level (colored in yellow) are 220 nm and 90 nm,
respectively. The taper is symmetric and digitalized to 10 segments with interpolations
between one another, similar to the published PSO technique [160]. The length of this
bi-level converter is only 9 µm, which is an order of magnitude smaller than any other
previously published devices. The field pattern of this taper is shown in Fig. 2.2(b).
TM0 mode is launched into the left side, and it quickly converts to a TE1 mode with
minimum scattering loss. Notice that the first 1 µm at the left is a 500 nm wide strip
waveguide, where the mode is launched. As shown in Fig. 2.2(c), PCE higher than
97% is achieved across an 80 nm wavelength range around 1550 nm. This is calculated
using Lumerical three-dimensional finite-difference time-domain (3D FDTD) software.
The refractive indices of Si and SiO2 at 1550 nm are 3.476 and 1.445, respectively. The
dispersions of Si and SiO2 have been considered in the simulation. The widths of the
ridge waveguide and partially-etched slab are listed in Table. 2.2.
Next, we will discuss the design of a novel TE1-to-TE0 mode converter. Differ-
ent TE1-to-TE0 conversion schemes have been proposed in the literature using dif-
ferent devices such as a directional coupler (DC) [245, 246], a multimode interference
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Figure 2.2: (a) Schematic of the bi-level taper (top view). The taper geometry is defined
by spline interpolation of W0 to W10. (b) Simulated power distribution at 1550 nm
wavelength. (c) Simulated PCE.
(MMI) coupler [247], a microring [248], and an asymmetric Mach-Zehnder Interferom-
eter (MZI) [238, 249]. However, each scheme has its limitations. For example, the
DC-based mode conversion scheme has an intrinsic bandwidth limitation, while the
MZI-based mode conversion scheme is sensitive to fabrication deviations as it depends
on the exact phase-delay between arms.
Here, we demonstrate for the first time a wideband, compact and high-efficiency
TE1-to-TE0 mode converter based on a single layer S-bend-like waveguide structure,
which we refer to as a bent taper. After optimizing the geometry with PSO, almost
perfect mode conversion efficiency can be achieved within a very short working distance.
Schematic of the proposed design is shown in Fig. 2.3(a). In general, an S-bend
waveguide can be defined by three parameters: radius R0 of the arc of the center of the
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Figure 2.3: (a) Schematic of the bent-taper TE1-to-TE0 mode converter (top view). (b)
Simulated power distribution at 1550 nm wavelength. (c) Simulated PCE.
waveguide, vertical offset dy, and waveguide width W. Do note that W is a constant
for a normal S-bend. One often avoids routing with a wide S-bend to avoid multimode
interference. However, such multimode interference can be very desirable if one can
Layer W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 W10
Ridge 500 413 401 457 518 554 624 807 1077 1248 1250
Slab 500 648 759 795 848 960 1096 1191 1225 1237 1250
Table 2.2: Taper width in nm.
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control its behavior. The behavior of the S-bend can be controlled by engineering its
geometry. Instead of fixing the width W as a constant, W is varied at different angles in
this work. We also discretized the S-bend into 9 segments of equal angles, dθ, followed
by interpolation between each segment. This will make the transition of geometry
smooth. Instead of defining a symmetric S-bend (now relative to the center radius R0)
as in TM0-to-TE1 taper, we now choose an asymmetric geometry for the S-bend to
increase the optimization freedom. The center radius R0 divides the S-bend into two
sides: the up side and the down side. Therefore, we have two sets of independent width
parameters: Wu1, Wu2, Wu3, ..., Wu9 and Wd1, Wd2, Wd3, ..., Wd9 , as indicated in
Fig. 2.3(a).
The TE1 mode is launched in at the wide end (left of Fig. 2.3(a)), which has a
waveguide width of 1.25 µm and the TE0 mode emerges at the narrow end (right of
Fig. 2.3(a)), which has a width of 0.5 µm. Note that the 1.25 µm wide end is chosen
to match the above optimized TM0-to-TE1 mode convertor, while the 0.5 µm narrow
end is the standard width of the single mode waveguide for waveguide routing.
During optimization, we fixed the vertical offset dy to be 1.2 µm, and optimized the
center radius R0 as well as the waveguide width sets. We found that lossless conversion
(99.5% efficiency, Fig. 2.3(c)) can be achieved by only optimizing the center radius and
the last two segments (Wu7, Wu8, Wd7, Wd8). The width of the first 6 segments was
kept the same as the wide end, which has a width of 1.25 µm. R0 is found to be 8.531
µm after optimization. The length of the bent taper is calculated to be 6.3 µm. The
detailed geometric parameters are provided in Table. 2.3.
Generally speaking, the TE1 mode can be effectively regarded as combination of
two anti-phase TE0 modes. The phase mismatch must be overcome to convert the TE1
mode into the TE0 mode. As seen in Fig. 2.3(b), this simple and ultra-compact design
allows the two anti-phase components of TE1 mode to travel with different effective
lengths and adiabatically combine into the TE0 mode at the narrow end. Meanwhile,
Wu1 Wu2 Wu3 Wu4 Wu5 Wu6 Wu7 Wu8 Wu9
625 625 625 625 625 625 616 426 250
Wd1 Wd2 Wd3 Wd4 Wd5 Wd6 Wd7 Wd8 Wd9
625 625 625 625 625 625 695 635 250
Table 2.3: Converter width in nm.
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Figure 2.4: (a) Simulated power distribution at 1550 nm wavelength. The input TM0
mode is launched from the left port, and the TE0 mode comes out from the right port. (b)
Simulated polarization conversion loss (PCL). (c) Simulated extinction ratio (ER) of the
entire PR.
since the mode conversion happens within a single waveguide, broadband performance
is automatically achieved.
Finally, we combined the two converters discussed above to form the complete TM0-
to-TE0 PR. The behavior of this device was verified with 3-D FDTD simulation. Fig.
2.4(a) shows the mode profile when launching TM0 mode at the left port. Fig. 2.4(b)
and Fig. 2.4(c) show the total polarization conversion loss and the extinction ratio of
the proposed PR, respectively. As shown in Fig. 2.4(b), the PR shows less than 0.2 dB
polarization conversion loss over a bandwidth of 80 nm. The extinction ratio is larger
than 25 dB over the same wavelength range. The PR achieves a maximum extinction
ratio of 30 dB at 1550 nm.
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2.3.3 Fabrication Tolerance Analysis
To investigate the fabrication tolerance, three key geometric parameters (the height
of partially-etched slab, the width of un-etched ridge waveguide, and the width of
partially-etched slab) have been varied within ±40 nm.
Figure 2.5: Simulated PCL at 1550 nm for the fabrication deviation on the abscissa in
the height of the partially-etched slab (red), the width of the un-etched ridge waveguide
(blue), and the width of the partially-etched slab (green).
As shown in Fig. 2.5, the polarization conversion loss does not experience any
serious degradation as the width of the un-etched ridge waveguide or the width of the
partially-etched slab change. Thus, it is safe to conclude that the device has a high
fabrication tolerance towards even ±40 nm width deviations. It is also evident that
this device is relatively sensitive to the height of the partially-etched slab. But if we
can control the height deviation of the partially-etched slab within ±10 nm (the actual
height of the partially-etched slab ranges from 80 nm to 100 nm), the polarization
conversion loss of the PR will not exceed 0.5 dB, which is quite decent. Overall, this
device is fabrication insensitive and could be fabricated using optical lithography.
The temperature dependence of Si has been measured to be ∂n∂T = 1.87× 10−4K−1
at 1500 nm [250]. The temperature dependence of SiO2 is 6× lower than Si [251].
Based on 3D FDTD simulation results, temperature-induced refractive index changes
do not cause a significant wavelength shift of the proposed polarization rotator.
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2.4 Fabrication and Measurement
2.4.1 Device Fabrication
The polarization rotator is fabricated using a CMOS-compatible process flow, as shown
in Fig. 2.6. It starts from a 220 nm SOI wafer with a 2.5 µm BOX. A hard mask layer
is deposited on the top silicon layer. Then, using a partial etch step to remove 115
nm of Si creates the strip-loaded layer, followed by a full etch step to form the ridge










Strip-loaded WG Ridge WG
Figure 2.6: Process flow (a) initial 220 nm-thick top silicon SOI wafer, (b) define hard
mask, (c) partial etch to create strip-loaded waveguide, (d) full etch to create ridge waveg-
uide, (e) hard mask removal, and (f) oxide deposition.
Fig. 2.7 shows the fabricated rotator. Note the rotator shown in the image uses a
longer bilevel taper. As stated above, the longitudinal scale in Fig. 2.1 - Fig. 2.4 is
compressed with respect to the cross-sectional scale, but Fig 2.7 is a photo-micrograph
with a uniform scale in all directions.
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Figure 2.7: Optical image of the fabricated polarization rotator.
2.4.2 Device Measurement
The device performance was characterized on a wafer-scale optical test setup, by means
of grating couplers. Fig. 2.8 and Fig. 2.9 show parameters measured on one wafer and
across different wafers, respectively. The optical parameters, polarization conversion
loss (∼0.1 dB) and polarization extinction ratio (∼20 dB) show good performance was
achieved.
(a) (b)
Figure 2.8: (a) Contour plot of the measured polarization conversion loss in one wafer
(b) Contour plot of the measured polarization extinction ratio in one wafer.
2.5 Discussion
The demonstrated polarization rotator has four advantages: (1) ultra-low loss, (2) use




Figure 2.9: (a) Measured polarization conversion loss across different wafers. (b) Mea-
sured polarization extinction ratio across different wafers.
robust against manufacturing variation. Table. 2.4 compares the performance of our
device with other published polarization rotators. Our work shows the lowest measured
polarization conversion loss. The measured bandwidth and polarization extinction are
also excellent.
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23x2 (46) 8x1.5 (12) 15x4 (60)
Bandwidth
(nm)
60 90 50 17 40 60
Conversion
Loss (dB)
1.5 2.1 1.5 2.5 4.3 0.2
Extinction
Ratio (dB)
30 14 13 40 9 25
Table 2.4: Performance comparison of recent polarization rotator works.
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2.6 Conclusion
In conclusion, we have designed an ultra-compact and high-efficiency PR using a bi-
level-tapered TM0-to-TE1 mode converter and a novel TE1-to-TE0 mode converter.
PSO is used to optimize the geometric parameters. The device has a length of 15.3 µm
and shows a simulated insertion loss better than 0.2 dB over a bandwidth of 80 nm.
Fabrication of our proposed PR is CMOS-compatible using pure silicon with a SiO2
top-cladding, without any extra auxiliary layers like S3N4.
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Chapter 3
Optical Hybrid for Coherent
Communication
The work in this chapter is about a compact and low-loss 90◦ optical hybrid on a silicon-
on-insulator (SOI) platform for coherent receivers. Our 90◦ optical hybrid uses a novel
topology, comprising one Y-junction and three 2×2 multimode interference (MMI)
couplers. The geometry of the 90◦ optical hybrid is fully optimized using particle
swarm optimization (PSO). The fabricated 90◦ optical hybrid has a compact footprint
of 21.6 µm × 27.9 µm, with an insertion loss less than 0.5 dB, a common mode rejection
ratio (CMRR) larger than 30 dB, and phase error smaller than 3◦ over the C-band and
across 22 reticles on one wafer. The measured phase error (< 3◦) in a packaged coherent
receiver further confirms the excellent performance of the 90◦ optical hybrid.
Notable contributions of this work:
• Demonstration of a novel 90◦ optical hybrid topology.
• First study of optical hybrid to the overall coherent transceiver performance.
• Demonstration of 90◦ optical hybrid with the most compact footprint and the
smallest phase error compared to the previously published devices.
3.1 Optical Hybrid
The rapid growth of long distance data transmission demand has driven the develop-
ment of optical transmission systems with high spectral efficiency, high channel data
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rate, and low cost [3, 254]. To economically extend the reach and data capacity of
next-generation networks, coherent optical communication technologies using modu-
lation formats like quadrature phase shift keying (QPSK) and quadrature amplitude
modulation (QAM) have been widely deployed in long-haul networks [78, 255]. Com-
pared to traditional transmission systems, coherent optical transmission systems offer
better spectral efficiency and receiver sensitivity as well as better tolerance to ampli-
fied spontaneous emission (ASE) noise, chromatic dispersion, and polarization mode
dispersion (PMD) [256]. In addition to their use in long-haul networks, coherent trans-
mission technologies are also being used in metro networks where traffic loads require
use of transceivers on a much larger scale [257, 258].
A 90◦ optical hybrid is a key component in coherent transmission systems. It mixes
the incoming received signal with the reference signal (local oscillator or LO) and
delivers four light signals to two pairs of balanced detectors. Those signals can then
be mapped to four complex-field space signals: modulation in-phase with the reference
carrier and in-quadrature-phase to the reference, each on two orthogonal states of
polarization. There are two major types of 90◦ optical hybrids: Type-I is based on
several discrete components such as 1×2 couplers, 2×2 couplers and phase shifters
[259, 260, 261, 262]; Type-II is based on a single device such as a 4×4 multimode
interference (MMI) coupler [263, 264]. There are designs constructed by 2×4 MMI
couplers followed by 2×2 MMI couplers [265, 266, 267], which can be regarded as a
derivative of Type-II hybrid.
Type-I hybrids have been demonstrated in silica-based planar lightwave circuits
[260, 268] and LiNbO3-based integrated circuits [269]. Recently, Type-I hybrids which
avert waveguide crossings to mitigate crosstalk have been demonstrated on a silicon-on-
insulator (SOI) platform [261, 262]. These designs require accurate control of phase in
the waveguides [270], a feature which is difficult to achieve in high-index-contrast pho-
tonics platforms due to waveguide sidewall roughness and thickness variations. Thermal
phase shifters can be implemented to tune the phase to the desired value [259], but this
design creates complexities for control of real systems.
Type-II hybrids are generally the solution of choice in high-index-contrast platforms
like deeply-etched indium phosphide (InP) [264, 265, 271] and silicon-on-insulator [263,
266, 272] because they are fully passive and require no active control loop to stabilize
the 90◦ phase relation. However, governed by the self-imaging theory [107, 214, 273], to
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Figure 3.1: Schematic diagram of the proposed 90◦ optical hybrid.
realize optimum self-imaging, 90◦ optical hybrids based on 4×4 MMI couplers or 2×4
MMI couplers usually have a length of hundreds of micrometers. This requirement not
only hinders the further scaling-down of the footprint, but more importantly it results in
low-quality imaging because of the strong phase errors of the higher-order modes [272].
Due to mode dispersion, it is difficult for Type-II hybrids to achieve broadband self-
imaging. Therefore, loss and phase error in Type-II hybrids exhibit strong wavelength
dependence and process dependence. For commercial purposes, the critical parameter
is usually not the performance at the best wavelength, but performance at the worst
wavelength, therefore making it very challenging to meet the tight requirements for
high-order QAM.
3.2 Design and Optimization
3.2.1 Device Design
Fig. 3.1 shows the schematic diagram of the proposed 90◦ optical hybrid which consists
of one Y-junction and three 2×2 MMI couplers connected by four identical 90◦ bends.
The signal and local oscillator (LO) inputs come through the bottom 2×2 MMI coupler
and the top Y-junction, respectively. The quadrature channels (Q) are the outputs of
left 2×2 MMI couplers, and the in-phase channels (I) are the outputs of the right 2×2
MMI couplers. Note that 2×2 MMI couplers in the schematic diagram can be replaced
with other types of 2×2 couplers like 3-dB directional couplers.
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The quadrature phase behavior of the 90◦ optical hybrid can be analytically de-
scribed as follows: If we set the electric field of the signal (ES) and the LO (ELO) to
be the input of the bottom 2×2 MMI coupler and the input of the Y-junction, then













In Eq. 3.1, [T1] indicates the transfer matrix for the Y-junction and the bottom
2×2 MMI coupler. [T2] is the transfer matrix for the four 90◦ bends, and [T3] is the
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where κ indicates a power splitting coefficient of the 2×2 MMI coupler and θ is the
phase shift introduced by the 2×2 MMI coupler. ϕ1, ϕ2, ϕ3, and ϕ4 are the phase


















We now separate our discussion into two different cases - an ideal case and a realistic
case. In the ideal case, we assume perfect phase shift of the 2×2 MMI couplers θ =
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pi/2 and the phase shifts introduced by the 90◦ bends satisfy the condition given by
Eq. 3.6
ϕ1 = ϕ4 and ϕ2 = ϕ3 (3.6)
If we further consider perfect power balance (κ = 1/2) and ignore any constant
phase offset, then Eq. 3.5 can be simplified to Eq. 3.7. Since the phase relation at the














In the realistic case, the assumptions above about the phase shifts of the 2×2 MMI
couplers and the 90◦ bends do not hold because of variation in fabrication. Phase error




− (ϕ2 − ϕ1)− (ϕ4 − ϕ3)− θ (3.8)
Phase error of the proposed 90◦ optical hybrid comes from two sources: 2×2 MMI
coupler phase uncertainties and waveguide phase uncertainties. Phase variations in a
high index contrast Si waveguide comes from all kinds of non-idealities in fabrication;
to name a few: non-uniform waveguide width due to lithography, waveguide sidewall
roughness, and SOI wafer thickness variation. The phase error of our 2×2 MMI coupler
is within 1.2◦ based on the simulations as shown in Fig. 3.2(d). The phase error
from the four 90◦ bends can be estimated using coherence length theory [274]. The
coherence length of two uncorrelated waveguides was reported to be ∼4 mm in a silicon
photonics platform with 248 nm lithography [275]. If we assume the total length in the
curved waveguide routing is 25 µm (corresponding to ∼4 µm bend radius), the phase
uncertainty would be 6.4◦. This estimation defines a guideline for the design since
phase coherence length strongly depends on the fabrication process and the distance
between two waveguides [276]. Based on this analysis, we chose a 4 µm bend radius for
the proposed 90◦ optical hybrid. As demonstrated in Section 3, the measured phase
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error of the 90◦ optical hybrid is below 3◦ in the C-band, which is the best, to our
knowledge, that has been reported so far.
3.2.2 Device Optimization
The goal is to find the optimum geometry for the proposed 90◦ optical hybrid that
can achieve low insertion loss, low phase error, and high CMRR with a compact device
footprint. To meet this goal, we adopt PSO which has been widely used in designing
compact and high-performance passive devices [160, 219, 277].
The design of our 90◦ optical hybrid is a two-step process. In the first step, we
design and optimize all three subcomponents, including the Y-junction, the 90◦ bend,
and the 2×2 MMI couplers, individually. For the Y-junction, we use an improved
design of our previous work [219] with excess loss < 0.1dB across the C-band. For the
90◦ bends, we use the normal 90◦ bends with bend radii of 4 µm. The typical loss of
a small radius 90◦ bend is on the order of 0.01 dB [278], a sufficiently low loss for our
application. Although ultralow loss 90◦ bends [279, 280] exist and are preferred for
large-scale photonic integrated circuits, they are not necessary for this individual 90◦
optical hybrid.
A traditional 2×2 MMI coupler has a rectangular shape. Design freedom is thus
limited to the width and the length of the MMI coupler. The traditional 2×2 MMI cou-
pler suffers from high scattering loss at the input/output ports and high output power
imbalance due to imperfect self-imaging. Here we introduce the design methodology of
a compact, low-loss, and low-imbalance 2×2 MMI coupler by breaking the rectangular
geometry constraint.
Fig. 3.2(a) illustrates a schematic diagram of the 2×2 MMI coupler, that is sym-
metric about both the x-axis and the y-axis. Four tapers provide adiabatic transitions
between the interconnecting waveguide (W4) and the MMI access waveguides (W5) to
further reduce mode-mismatching loss. W6 is the gap between two tapers with W3
equal to 2W5+W6. The multimode region is digitalized into 4 segments with interpo-
lations between each segment. W1, W2, W3, L2, and L3 are optimized to yield the
minimum imbalance and insertion loss. The optimization figure of merit (FOM) is:
∑
(0.5− y1(λ))2 + (0.5− y2(λ))2 + (y1(λ)− y2(λ))2 (3.9)
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Figure 3.2: (a) Schematic of the 2×2 MMI coupler (top view). The 2×2 MMI geometry
is defined by cubic interpolation of W1 to W3. (b) Simulated power distribution at 1550
nm wavelength. (c) Simulated 2×2 MMI coupler insertion loss. (d) Simulated 2×2 MMI
coupler phase difference between the through port and the cross port.
where y1(λ) and y2(λ) correspond to the normalized optical power at the through
and cross ports of the 2×2 MMI coupler, respectively. The PSO optimization was run
in Lumerical’s 3-D FDTD.
The resulting dimensions are listed in Table. 3.1. The top-view of the simulated
electric field is shown in Fig. 3.2(b). Fig. 3.2(c) shows the insertion loss of the through
port and cross port as a function of wavelength. Note that the intrinsic 3 dB loss for
each port has not been deducted. Fig. 3.2(d) shows the phase error is less than 1.2◦
across the C-band.
W1 W2 W3 W4 W5 W6 L1 L2 L3
1.48 1.48 1.6 0.5 0.7 0.2 1 2.4 1.6
Table 3.1: 2×2 MMI geometric parameters in µm.
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Figure 3.3: Simulated E-field distribution at 1550 nm wavelength (a) when input from
the signal port, (b) when input from the LO port. (c) Simulated total insertion loss. (d)
Simulated CMRR.
In the second step, with all the subcomponents ready, the design of the 90◦ optical
hybrid is straightforward, that is to connect them together following the topology in Fig.
3.1. We verify the performance of the 90◦ optical hybrid using 3-D FDTD simulation.
Fig. 3.3(a) and Fig. 3.3(b) are the top-views of mode propagation through the 90◦
optical hybrid with input from just the signal port or LO port, respectively. Fig. 3.3(c)
shows the total insertion loss (the sum of losses from all four output ports) as a function
of wavelength. The total insertion loss is less than 0.3 dB when input is from the LO
port, and less than 0.45 dB when input is from the signal port. An excellent CMRR
of 30 dB or better is achieved for both the LO port and signal port in the C-band.
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Figure 3.4: (a) Optical image of the fabricated 90◦ optical hybrid, and (b) Image of the
automated wafer-level test setup.
3.3 Fabrication and Measurement
3.3.1 Device Fabrication
The device is fabricated in a 220-nm SOI platform [234]. Fig. 3.4(a) shows an optical
image of the fabricated 90◦ optical hybrid. We implemented two kinds of test structures
to characterize different performance metrics of the 90◦ optical hybrid. One kind of
test structure has a Mach-Zehnder (MZ) delay interferometer with a length difference
of 126 µm before the 90◦ optical hybrid used to extract phase error [265, 266]. The
four outputs of the 90◦ optical hybrid are connected directly to grating couplers. The
other kind of test structure has its LO and signal inputs connected directly to grating




The device is measured in an automated wafer-level test setup as shown in Fig. 3.4(b).
Light from a tunable laser was coupled into the test structure via a polarization main-
taining (PM) fiber array and grating couplers (GCs). Depending on the type of test
structure, the outputs of the 90◦ optical hybrid came out either through the same PM
fiber array and were measured using an optical power meter to extract the phase error
or through a DC probe and were measured using source meters to extract loss and
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Figure 3.5: Measured (a) total insertion loss, (b) imbalance, (c) CMRR, and (d) phase
error of the 90◦ optical hybrid (dark curve is the averaged value over 22 dies, and light-
colored region indicates the 1-δ deviation).
CMRR. For the one measurement, phase error extracted from an MZ-delay interfer-
ometer spectrum does not depend on absolute GC loss nor GC center wavelength. In
the loss and CMRR measurement, the on-chip light after the GC is first split by a
Y-junction with a 50:50 splitting ratio. One branch of the Y-junction goes into the
LO/signal port of the hybrid. The four output ports of the hybrid are connected to
four on-chip photodetectors. The other branch of the Y-junction goes into a fifth on-
chip photodetector for calibration. We extracted the loss and CMRR of the hybrid
by subtracting the photocurrent of each of the four photodetectors from that of the
calibration photodetector. In both cases, variation in the GC does not propagate into
the measurement.
To verify the uniformity of the 90◦ optical hybrid after fabrication, we run auto-
mated tests on 22 dies across one 8-inch wafer. To the best of our knowledge, this is the
first time that the statistics of the fabricated 90◦ optical hybrid have been reported.
Fig. 3.5(a) shows the measured total insertion loss of the 90◦ optical hybrids. The
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solid lines are the average total insertion loss over 22 dies, and the light-colored bars
represent the 1-δ deviation (68% of the data values are within 1-δ deviation from the
average value). The average loss is less than 0.5 dB for both signal and LO inputs
across the entire C-band. Even considering a 1-δ deviation, the worst-case insertion
loss is less than 0.6 dB. Fig. 3.5(b) illustrates the measured imbalance of both the
in-phase (I) channel and the quadrature (Q) channel. The average imbalance is better
than 0.25 dB across the C-band. When considering the 1-δ deviation, the worst-case
power imbalance is less than 0.35 dB. Fig. 3.5(c) shows the measured CMRR of both
the in-phase channel and the quadrature channel. The average CMRR is larger than
31 dB across the C-band. Even considering a 1-δ deviation, the worst-case CMRR is
larger than 28 dB. Fig. 3.5(d) shows the measured phase error. The averaged phase
error is between 0◦ and -1◦. The 1-δ phase error deviation falls between -3◦ and 3◦,
indicating the excellent phase control of this 90◦ optical hybrid.
Fig. 3.6 shows the measured performance of the 90◦ optical hybrid on a single die.
We see that this 90◦ optical hybrid achieves an insertion loss of less than 0.45 dB, with
phase errors smaller than 2◦ and CMRR larger than 30 dB over the C-band.
3.3.2.2 Packaged Coherent Receivers
Fig. 3.7(a) shows the schematic diagram of a packaged coherent receiver. To measure
the phase error of the packaged coherent receiver, light at two different frequencies
is input to the signal and LO ports respectively. These two frequencies pass through
the 90◦ optical hybrid and beat in the PDs, generating sinusoid waves at the I and Q
ports. The sinusoids are then amplified by the trans-impedance amplifiers (TIAs) and
captured on a high-speed oscilloscope. Fig. 3.7(b) shows the measured voltages of the
I and Q ports.
Phase difference between I and Q ports is then calculated in the time domain at
different frequency offsets as shown in Fig. 3.7(c). The dots indicate the measured
phase difference at different frequency offsets, and the solid line is the linear fitting of
the dots. Phase error is calculated by subtracting 90◦ from the y-intercept. Fig. 3.7(d)
shows the measured phase error over the C-band. The measured phase error of the
packaged coherent receiver is smaller than 3◦ which matches well with the measurement
of the standalone device as shown in Fig. 3.5(d).
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Figure 3.6: Measured (a) total insertion loss, (b) imbalance, (c) CMRR, and (d) phase
error of the 90◦ optical hybrid on a typical die.
3.4 Discussion
The proposed 90◦ optical hybrid has five advantages over previous devices: (1) it does
not use 2×4 MMI couplers or 4×4 MMI couplers, resulting in a drastically reduced
footprint, (2) it has lower loss, because its geometry is fully optimized using PSO, (3)
it reduces the mode number and the length of the multimode region, thus reducing the
phase error, (4) it does not require a waveguide crossing at the output as conventional
Type-I devices do, thus reducing crosstalk, and (5) it is resilient to process deviation
and therefore suitable for high-volume manufacturing.
To investigate the influence of the CMRR and loss of a 90◦ optical hybrid to the
overall coherent receiver performance, we simulate a receiver to find the required optical
signal-to-noise ratio (OSNR) needed to achieve a bit error rate (BER) of 2×10−2 in a
typical coherent receiver under different CMRR and insertion loss values for the 90◦
optical hybrid. Contour curves of the results are shown in Fig. 3.8. The simulation is
executed in a MATLAB environment with a model of the hybrid that includes excess
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Figure 3.7: (a) Schematic of the coherent receiver module. (b) Measured output voltages
after TIAs as a function of time. (c) Measured phase difference between the I and Q
channels as a function of beating frequency at 1550 nm. (d) Measure phase error in the
entire C-band.
loss, phase error, and CMRR. Models of the transmitter and receiver are consistent
with current generation transponder designs. The input is a 16-QAM dual-polarization
signal at a speed of 34 Gbaud and a power of -18 dBm. The input also includes 8
adjacent “aggressor” channels each with a power of -4.5 dBm on 50 GHz grid and
a 200 GHz gap on each side of the selected channel. Note a phase error within 5◦
can be corrected by the digital signal processor (DSP) without OSNR penalty in our
simulation. Fig. 3.8 shows that for low hybrid losses, CMRR dominates the required
OSNR. For example, at a hybrid loss of 0.5 dB, the required OSNR improves ∼4 dB
when the CMRR of the hybrid improves from 20 dB to 30 dB. This result is significant
because a 3-dB improvement in OSNR essentially doubles the reach of the optical
channel. For a CMRR higher than 25 dB, hybrid loss has more impact on OSNR but
the margin of improvement is not significant.
Table. 3.2 compares the results of our work with other published 90◦ optical hybrid
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Figure 3.8: Simulation results shown as contours of the required OSNR for a 16 QAM
coherent receiver for different CMRR and insertion loss values of 90◦ optical hybrid.
results. Only our work shows measurement results for more than 20 devices across
one wafer. All other works show only the measurement result of a single device. Loss,
phase error, and CMRR are all worst-case results in the C-band. Our device achieves
the most compact footprint, with other metrics (loss, phase error, CMRR) better than
or comparable to the state-of-the-art results.
Reference [265] [272] [271] [263] [266] This
Work
Publication Date 2010 2011 2011 2011 2013 2017





























Loss (dB) 1.5 N.A. N.A. 0.5 1 0.45
Phase Error (◦) 5 5 7 5 5 2
CMRR (dB) 30 15 20 20 20 30




We experimentally demonstrated a 90◦ optical hybrid with a footprint of 21.6 µm ×
27.9 µm on a SOI platform. Our hybrid consists of a Y-junction and three 2×2 MMI
couplers optimized using PSO. The fabricated hybrid exhibits an insertion loss less








Receiver for Data Center
Connectivity
This chapter is about a polarization-insensitive 40Gb/s 4-WDM channels receiver on
SOI platform. The notable contributions of this work are:
• The receiver achieves a 160 Gb/s aggregate data rate.
• The polarization-dependent loss of the receiver is less than 1.2 dB with no mea-
surable polarization-dependent wavelength shift.
4.1 Silicon Photonic Transceivers in Data Centers and
HPC
Silicon-on-insulator (SOI) integrated photonics is a very promising platform for next-
generation optical interconnects and telecommunication systems [281]. Silicon waveg-
uides provide large refractive index contrast enabling small device footprints. In ad-
dition, the platform is compatible with the complementary metal-oxide-semiconductor
(CMOS) infrastructure to allow for very high-volume manufacturing at high yield be-
cause of the stable, consistent materials and methods in a CMOS fab. [282]. However,
waveguides with strong optical confinement usually exhibit large birefringence, which
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poses a challenge to many applications. Particularly for receivers, large polarization-
dependent wavelength shifts (PDWSs) among demultiplexed wavelength channels can
lead to undesirable signal distortions. To address this issue, a polarization compen-
sation scheme may be used to align the responses for different polarizations when the
channel spacing is large, such as coarse wavelength-division multiplexing (CWDM)
[236, 283, 284, 285]. However, fabrication errors in the waveguide widths may cause
additional PDWS in this scheme. Alternatively, one can use a polarization transparent
or polarization diversity scheme [229, 286] that separates the two orthogonal polar-
izations, and then utilizes two separate demultiplexers to drop off individual wave-
length channels. Here we demonstrate a polarization-insensitive WDM receiver based
on a novel bi-level Y-junction that could achieve ultra-low polarization-dependent loss
(PDL) [238].
4.2 Receiver Design
Fig. 4.1(a) shows the layout of the receiver chip. It includes a bi-level Y-junction, two
1×4 Mach-Zehnder Interferometer (MZI) based demultiplexers, six monitoring diodes,
and four gain-peaked, high-speed germanium photodetectors (PDs) [287].
(a) (b)
Figure 4.1: (a) Layout of the receiver chip without showing the metal wire and pads that
are used to bias the MZIs. (b) Chip image.
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The input optical signal with both TE and TM light, is first coupled to the chip via
an inverse nano-taper, and then is split by the bi-level Y-junction to two TE modes.
Each of the TE modes then enters an MZI based demultiplexer to be separated accord-
ing to WDM channel number. Finally, the two signals which were originally TE and
TM for one wavelength at the input, are combined in a gain-peaked PDs from opposite
directions. Since both TE and TM components of the input signal will be converted
to TE mode by the bi-level Y-junction for subsequent processing, the PDWS is elim-
inated. Any PDL would accumulate from the difference in the optical paths prior to
the signals arrival at the inputs of demultiplexers, i.e., insertion losses of fiber coupling.
Fig. 4.1(b) is a microscope image of a fabricated chip. The chip has a footprint of 2.4
mm × 2.4 mm, and is fabricated an 8-inch SOI wafer, consisting a 220 nm thick silicon
film on top of a 2 µm thick buried oxide layer (BOX) [234].
4.3 Receiver Characterization
4.3.1 PDL Measurement
The experimental setup for performance evaluation is illustrated in Fig. 4.2.
!"#$"# !"#$"#
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Optical Fiber Electrical Cable
PPG
BERT













Figure 4.2: Experiment setup for performance evaluation.
In our setup, a continuous-wave (CW) tunable laser (TL) signal was modulated
with a pulsed-pattern generator (PPG) to produce a non-return-to-zero (NRZ) 231-1
pseudo-random bit sequence (PRBS) signal. That signal was then amplified by an
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erbium-doped fiber amplifier (EDFA). The amplified light was further passed through
a polarization controller (PC) and a polarization scrambler (PS) before edged-coupled
onto the receiver chip (the device under test or DUT) using a tapered fiber. A digital
multimeter (DMM) was used to record the photocurrent from the gain-peaked PDs
and a limiting amplifier (LA) was used to amplify the photocurrent. One output
from the LA went to a BER tester (BERT), and the other output went to a digital
communications analyzer (DCA) to record eye diagrams.
Figure 4.3: Spectra of four channels at the lowest-loss polarization state (dashed line)
and the highest-loss polarization state (solid line).
We first tuned the demultiplexers in the two branches, so their pass-bands are
correctly aligned. After the alignment, the spectrum of each channel should be relatively
stable regardless of the state of polarization (SOP) of the input light. Fig. 4.3 shows the
measured spectra at the lowest-loss (maximum responsivity) and highest-loss (minimum
responsivity) SOPs. The worst-case PDL is about 1.2 dB and the worst-case crosstalk
level is about 9 dB.
4.3.2 40 Gb/s NRZ-OOK Data Transmission
We next characterized the electrical eye diagram of the receiver chip at each channel
with data rate of 40 Gb/s. Fig. 4.4(a) shows the received electrical eye diagrams of
all four channel when the input state of polarization is fixed. Clean and open eyes
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Figure 4.4: Received electrical eye from all channels at 40 Gbps (a) without (b) with
scrambled polarization (3 mV/div, 5 ps/div).
are observed for all four channels. Fig. 4.4(b) shows the measured eye diagrams when
scrambling of the input polarization is scrambled.
Figure 4.5: Experimental results of BER measurements at 10 Gbps. Dashed and solid
lines represent when the scrambler is on and off, respectively.
Lastly, we characterized the bit-error ratio (BER) as a function of coupling power
to the chip at each channel with data rate of 10 Gb/s due to the limitations with
available test equipment. Fig. 4.5 shows the measured BER vs. power results of all
four channels when turning on or off the scrambler. Error-free data transmission (BER
< ×10−12) was achieved for all four channels when the polarization scrambler was off.
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A maximum BER power penalty of 0.9 dB was observed when activating the scrambler,
measured at a BER of ×10−9.
4.4 Discussion
Table. 4.1 compares the performance of our work with other published PI-WDM re-
ceivers. The demonstrated receiver achieved the highest single channel data rate and
aggregate data rate so far.
Reference [288] [284] [286] [289] [290] This
Work
Publication Date 2011 2012 2014 2016 2017 2015
Number of Chan-
nels
8 10 5 4 4 4
Channel Spacing
(nm)
20 0.8 5 5 1.6 6.5
Single Channel
Data Rate (Gb/s)
2.5 10 20 25 25 40
Aggregate Data
Rate (Gb/s)
20 80 100 100 100 160


















PSR PSGC PSGC PBS PSR
PDL (dB) 1.2 1.8 0.5 0.5 0.5 0.7
PDWS (nm) 1.9 0 0 0 0 5
Table 4.1: Performance comparison of recent silicon photonic PI-WDM receivers.
4.5 Conclusion
We demonstrate a polarization-insensitive WDM receiver chip with 4 wavelength chan-
nels at 6.5 nm spacing. The receiver chip includes a bi-level Y-junction, four gain-
peaked germanium PDs, and two MZI-based de-multiplexers. The receiver chip is
shown to have less than 1.2 dB PDL, and no PDWS. Operation at 40 Gb/s with






The work in this chapter describes a III-V/silicon hybrid external cavity laser with a
tuning range larger than 60 nm in the C-band on a silicon-on-insulator platform. A
III-V semiconductor gain chip is hybridized into the silicon chip by edge-coupling the
silicon chip through a S3N4 spot size converter. The demonstrated packaging method
requires only passive alignment and is thus suitable for high-volume production.
The notable contributions of this work:
• The laser has an output power of 11 mW (in the exit waveguide) with a wall-plug
efficiency of 4.2%, tunability of 60 nm (more than covering the C-band), and a
side-mode suppression ratio of 55 dB (>46 dB across the C-band).
• The lowest measured linewidth is 37 kHz (<80 kHz across the C-band), which
makes this laser acceptable for coherent communication.
• Experimental demonstration of all-silicon-photonics-based transmission of 34-
Gbaud (272 Gb/s) dual-polarization 16-QAM using our integrated laser and a
silicon photonic coherent transceiver was successfully conducted. The results
show no additional penalty compared to commercially available narrow linewidth
tunable lasers.
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• First experimental demonstration of a complete silicon-photonic-based coherent
link.
5.1 Silicon Photonic Transceivers in Telecommunications
Silicon photonic (SiPh) devices have gained significant market traction in metro, data
center interconnect, and intra-data center applications, and are widely viewed as a
key technology for next-generation networks which will require high data rates, high
density, energy efficiency, and low cost [5, 70, 291, 292]. This technology can be used
in a wide range of applications from short-reach interconnects [61, 69, 293] to long-
haul communications [60, 62, 75, 77, 78]. However, practical silicon-based light sources
are still missing, despite the progress in germanium lasers [294, 295]. Both silicon
and germanium are indirect-band semiconductors and inefficient at light generation.
This situation has propelled the study of III/V-based laser integration in a silicon-on-
insulator (SOI) platform.
Laser integration approaches fall into three general categories: monolithic, hetero-
geneous, and hybrid. Monolithic integration involves the direct hetero-epitaxy of III-V
materials [296, 297, 298]. Heterogeneous integration consists of the attachment of un-
processed III-V material to a silicon chip or wafer and the subsequent co-fabrication to
form a laser [45, 208, 299, 300, 301]. Hybrid integration refers to the integration of a




The tunable laser is constructed with a passively bonded reflective semiconductor op-
tical amplifier (RSOA), a spot-size converter (SSC), and a reflective external cavity
built from ring resonators [312, 313]. The schematic of the III-V/silicon hybrid laser
is shown in Fig. 5.1. For this work, we use a 600 m long Indium-Phosphide (InP)
multi-quantum-well (MQW)-based RSOA as a gain material. The output waveguide
of the RSOA is angled by 9◦ and anti-reflection coated to reduce the back reflection at
the facet. The rear facet of the RSOA is coated with a high reflectivity (HR) coating.
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Figure 5.1: A schematic view of the tunable laser.
The SSC is implemented to provide mode-matching between the RSOA and the silicon
waveguide. The SSC is also angled to match the RSOA output angle and further reduce
reflection at the facet. A directional coupler (DC) is connected to the SSC in order
to split 37% of the power to the laser output port and 63% (or -2 dB) to the external
cavity. For this prototype, a high coupling ratio is chosen to guarantee enough feedback
provided by the external cavity and achieve lower threshold currents. On a production
level, the coupling ratio can be optimized to trade for higher laser power.
A dual-ring Vernier filter is put at the end of the external cavity to form a tunable
reflective filter with a wide tuning range. The dual-ring structure is connected to a
Y-junction to form an inline reflector. The Y-junction with dual-ring as a whole can be
regarded as a wavelength-selective reflector (WSR). Compared to dual-ring designs with
Sagnac loop mirror at the end [308], light travels in the WSR only once, reducing the
round-trip loss by a half and hence increasing the feedback amplitude. A phase tuner is
included before the WSR to fine-tune the longitudinal modes of the laser cavity to align
one with the peak of the WSR, in order to control mode hop behavior. Between the
WSR and phase tuner, a 2% DC tap to a monitoring photodetector (MPD) allows us
to monitor the feedback within the external cavity. The total routing waveguide length
on the silicon photonics chip is ∼1100 µm, which results in the simulated longitudinal
laser mode spacing of ∼0.18 nm.
5.2.2 Spot-Size Converter
Due to the large mode mismatch between the RSOA waveguide and silicon waveguides,
we introduce an optical spot-size converter on the silicon photonic chip to reduce the
coupling loss between the chips. The SSC uses a layer of silicon nitride (Si3N4) which
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Figure 5.2: Magnitude of the electric field for the silicon nitride waveguide (a) on the
silicon photonic chip, and (b) for the RSOA chip.
reduces the waveguide-to-cladding index contrast to ∆n≈0.5 (Si3N4/SiO2), in compar-
ison to a standard silicon waveguide, ∆n≈2 (Si/SiO2). The smaller index contrast of
the Si3N4 waveguide results in a larger mode, which enables greater mode matching
to the RSOA mode. Simulation results in Fig. 5.2 show how the electric field of the
Si3N43 waveguide (a) is comparable to the mode of the SOA chip (b), here the mode-
mismatch loss is only -0.18 dB representing a 96% mode overlap. The SSC coupler
design adiabatically transforms the high confinement silicon ridge waveguide into the
Si3N4 waveguide shown in Fig. 5.2(a). This coupler uses multiple Si3N4 layers from
the back end of line and has an experimentally measured efficiency of (0.73±0.06) dB.
Although the mode mismatch between the modes can be small, practically the
coupling loss is higher given misalignments and the presence of a small gap between
the two chips. In Fig. 5.3, we can see that an additional 1 dB of loss can arise from a
misalignment of either 0.50 µm in the horizontal, or 0.25 µm misalignment in vertical
direction. Further, the space between the chips contributes 1 dB per micron of gap
assuming the interface is using index matching gel or epoxy. The misalignment in the
vertical direction (y) is typically small and on the order of 0.1 µm since it depends on
the position and thickness of the hard stop layer which can be accurately monitored by
the fabrication process. The accuracy in the horizontal as well as the gap between the
chips is determined by the accuracy of the chip placer which is on the order of 0.5 µm
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Figure 5.3: Mode mismatch between the silicon photonics chip and the SOA as a function
of misalignment in the horizontal (x) and vertical direction (y).
for 3-sigma placement accuracy.
5.2.3 External Double-Ring Resonator Laser Cavity
The ring resonator layout is similar to the work [314]. The add-drop ring resonator
performance is simulated by analytical formula [138, 315] with parameters extracted
from experimental data. One ring resonator has a bend radius of 20 µm (R1) and an
FSR of 4.99 nm near 1550nm. The measured Q-factor is 5500. The other ring resonator
has a bend radius of 16.3 µm (R2) and an FSR of 6.13 nm near 1550nm. The measured
Q-factor is 4800. The Vernier ring reflected spectrum is plotted in Fig. 5.4(a). When
the rings reflection is tuned to 1570 nm, the side mode extinction is larger than 8 dB
across a 60nm range (1510 nm - 1570 nm), more than sufficient to operate over the
entire C-band. Q-factor of the highest peak (where threshold condition is met) is about
8000.
The simulated and measured reflected spectra of each of R1 and R2 are shown in
Fig. 5.4(b). We observe excellent agreement between simulation and experiment. The
experimental data (with grating coupler envelope de-embedded) is measured on wafer-
scale through grating couplers, and is hence limited from 1525nm to 1575nm, due to
the degradation of grating coupler efficiency on edge wavelengths. Out of this range,
the measured extinction ratio of ring resonances becomes limited by the power-meter
noise floor, which affects the modeling accuracy in simulation. With the extracted
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Figure 5.4: (a) Reflected spectra of the Vernier ring, normalized to the maximum power
of the reflected spectra. The red line is the simulated spectrum, while the red dots are the
measured spectrum. (b) Reflected spectra of R1 (red) and R2 (blue), separately. The solid
lines are the simulated spectra, and the red dots are measured spectra.
ring models, we also aligned the reflection peak to other wavelengths from 1510 nm to
1570 nm and observed >8 dB side mode extinction ratio in all cases. The spectra at
different wavelengths are slightly different from a shifted spectrum of Fig. 5.4(a), due
to dispersion in the silicon waveguides. With >8 dB side mode extinction ratio and
60nm tuning range, the dual-ring design is readily integrated with a RSOA to build a
stable, C-band tunable, single mode laser.
5.3 Laser Fabrication and Integration
The silicon photonic chip was fabricated at a complementary metal-oxide-semiconductor
(CMOS) foundry using standard CMOS processes. The substrate is an SOI wafer with
a 220-nm silicon layer over 2.5 µm BOX . Front end etching and doping processes are
used to build the waveguides and active components. Silicon nitride is deposited and
patterned in the backend to form the spot size converter to the InP chip as shown in
Fig. 5.5(a) as well as a hard stop layer for vertical alignment, shown in Fig. 5.5(b).
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(a) (b) (c)
Figure 5.5: Cross sections showing the InP chip integration with the silicon photonics
chip (a) along the optical axis, (b) across the optical axis showing the hard stop and (c)
across the optical axis showing the electrical bond.
Etched cavities were formed on the silicon photonic chip with mechanical features that
matched the InP chip. Eutectic gold-tin (AuSn) solder was electroplated onto the metal
contacts to enable chip-to-chip bonding.
The InP RSOA chip was built in a III-V foundry using standard III-V processing
techniques. A series of etches define the hard stop at the MQW layer as well as a
recessed gold contact pad for bonding with the locations of matching features on the
silicon photonic chip. The InP wafer was cleaved into bars which were HR coated on
the backside and anti-reflectivity (AR) coated on the front side, to an index of 1.45.
The bars were then cleaved into chips comprising two channels each.
InP integration onto the silicon photonic chip was accomplished using a high-
precision thermo-compression bonder with placement accuracy of ±0.5 µm. Vertical
(a) (b)
Figure 5.6: (a) Optical image showing the III-V die (face down due to flip-chip bonding)
and waveguide couples. Two laser channels are aligned and packaged simultaneously. (b)
Optical image showing the Vernier ring reflector. The left ring resonator has a radius of
20 µm (R1), and the right ring resonator has a radius of 16.3 µm (R2).
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alignment was accomplished using the hard stop features on both the silicon photon-
ics and InP chips while angular and in-plane alignments were accomplished using the
bonder’s vision system which utilized alignment features defined on both chips. Fig.
5.6 shows the optical images of the fabricated chips.
5.4 Laser Characterization
5.4.1 L-I-V
The investigated device can be tuned across the C-band to any wavelength, including
the ITU channels. Fig. 5.7(a) shows the L-I-V (Light-Current-Voltage) curves of the
laser with the lasing wavelength at 1546.88 nm (193.8 THz). The lasing threshold is
seen to be 30 mA. Wall-plug efficiency (WPE) can be determined by dividing the on-
chip power by the amount of power going into driving the RSOA chip. As shown in
Fig. 5.7(b) the ECL achieves peak WPE of 4.2% around an injection current of 90 mA.
(a) (b)
Figure 5.7: (a) L-I-V curve of hybrid laser. Blue and red curve are L-I and I-V curves
correspondingly. (b) Extracted experimental WPE. (at 1546.88 nm).
A major challenge for III-V/silicon hybrid external cavity lasers is overcoming wave-
length drift and mode-hopping during the laser life [316, 317]. An example showing
both wavelength drift and mode-hopping can be seen in Fig. 5.8(a), where the laser
spectrum is plotted as a function of injection current, without employing any ring or
phase tuning. The lasing wavelength is seen to drift until it mode hops around 160
mA by 0.1 nm to the next longitudinal mode. The wavelength change at the mode hop
is smaller than the laser longitudinal mode spacing calculated in the previous section,
58
5.4 Laser Characterization
similar to earlier observations [303]. Additionally, the wavelength drift before the mode-
hop (or between the two mode hops) is larger than laser longitudinal mode spacing.
The reason is that as RSOA current increase, not only does the RSOA temperature
increase, but also the Si temperature slightly increases resulting in red-shifted ring
wavelengths. Both wavelength drift and mode-hopping can be prevented by aligning
the rings and phase sections for a given injection current.
(a) (b)
Figure 5.8: (a) Spectral-L-I data without wavelength stabilization. (b) Spectra-L-I data
with wavelength stabilization control.
To obtain the graph shown in Fig. 5.8(b) we tune the two rings (R1 and R2) and
the phase shift element (PS0) for every value of the injection current, using thermal
phase tuners on each element [318]. The ring powers are initially set to power values
corresponding to the desired wavelength (from Fig. 5.9). Properly aligned rings results
in maximum reflectivity and hence maximum power on the intra-cavity MPD1. The
roughly-aligned rings are then aligned with each other by maximizing the photocurrent
reading on the MPD1. The laser cavity phase tuner is then scanned and set to a value
that biases the laser longitudinal mode to the center of the double-ring resonance [318].
This way we keep the lasing mode away from mode-hop regions. However, the tun-
ing phase tuner can cause the lasing wavelength to shift, requiring further adjustment
of the ring biases. This procedure is repeated iteratively until the measured wave-
length exactly matches the target wavelength. For this procedure, we use an optical
spectrum analyzer (OSA) to monitor the lasing wavelength as the injection current is
increased. This method allows us to tune and maintain the lasing peak around the
desired wavelength to within the resolution of the OSA (0.02 nm) for every value of the
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injection current, corresponding to a tuning accuracy of ± 1.25 GHz in frequency. Such
accuracy is within the tolerance needed in most communications applications (± 2.5
GHz). This procedure is employed to demonstrate a mode-hop and wavelength-drift
free LIV as shown in Fig. 5.8(b) and ensure operation at any desired wavelength yet
away from mode-hop conditions. Further work is needed to ensure that the wavelength
is continuously stabilized during the laser operation.
5.4.2 Tunability
Fig. 5.9 shows the lasing wavelengths under different thermal tuning powers applied
to each ring resonators with fixed RSOA drive current of 180 mA. Single-wavelength
lasing with a SMSR in excess of 46 dB was obtained across a 60-nm tuning range. The
tuning range covers the entire telecommunications C-band. The color plot shows the
laser tunability from 1515 nm to 1575 nm. The hue gradient along the diagonal color
lines shows that the wavelength can be continuously tuned for much of that region.
Each one of the diamonds overlaid on the color plot represents the wavelength of an
ITU channel for a 100 GHz ITU grid across the entire C-band. Figure 5.10 also shows
that the tuning range of the laser covers the entire C-band.
Figure 5.9: Lasing wavelength under different R1 and R2 basing powers. The diamond
markers indicate the basing powers at different ITU grid.
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Figure 5.10: Measured lasing spectra of the tunable laser across the C-band.
5.4.3 Spectral Performance
The SMSR was measured at room temperature, with a drive current of 180 mA using an
OSA with a resolution of 0.02 nm. The highest measured SMSR was 55 dB, as indicated
can be seen in Fig. 5.11(a). Fig. 5.11(b) shows the measured SMSR at different multiple
wavelengths from the 100-GHz spaced DWDM ITU grid. The measured SMSR is larger
than 46 dB from 1525 nm to 1575 nm, reduced at the edges of the gain bandwidth.
The linewidth of the laser cannot be determined from the spectrum in Fig. 5.11(a),
because the laser linewidth is smaller than the resolution of the optical spectrum an-
alyzer (OSA). To measure the linewidth, we use a heterodyne measurement method,
similar to delayed self-heterodyne [301, 319]. The output from our laser was mixed
with a tunable laser (Keysight N771A) and passed through a coherent receiver. The
electrical signal is then observed on a real-time scope. The combined linewidth is ana-
lyzed from the FM noise spectrum, by taking the average of the flat region of the noise
spectrum (between 20 MHz and 80 MHz) and multiplying by pi [319]. The intrinsic
linewidth of the reference Keysight laser was measured to be ∼40 kHz. The intrinsic
linewidth of our ECL laser can be obtained by subtracting the linewidth of the reference
laser from the combined value. The measured linewidth for the ECL is below 80 kHz
for 7 wavelengths selected as samples across the C-band as shown in Fig. 5.11(d).
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Figure 5.11: (a) Measured laser output power spectrum with the highest SMSR of 55
dB. (b) Measured SMSR at C-band, 100-GHz-spacing DWDM ITU grid. (c) FM-noise
spectrum using heterodyne laser linewidth measurement method at 1553 nm. (d) Measured
linewidth at different wavelengths across the C-band.
5.5 Coherent Transmission
5.5.1 Experimental Setup
To further evaluate the real-world performance of the laser, a coherent optical trans-
mission experiment is needed [320]. We tested our laser in a noise-loaded, high-speed,
dual-polarization (DP), 34-Gbaud, 16-QAM coherent transmission system operating
at 272 Gb/s. Fig. 5.12 illustrates the setup used for this test. One highlight of this
system is the integrated, silicon photonics-based, integrated modulator/receiver assem-
bly (IMRA). The IMRA houses a silicon photonic integrated circuit (PIC) containing a
dual-nested MZ modulator (transmitter) and an optical hybrid. The IMRA also houses
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Figure 5.12: 34-Gbaud DP-16QAM experimental setup (main). Image of IMRA (inset).
four low-noise TIAs, which, along with the optical hybrid, form the coherent receiver.
The IMRA package has three fibers: one fiber is used for the external CW laser (our
laser), which is split on the PIC to serve as both the laser source for the transmitter
and the local oscillator for the receiver. The second fiber is used for the output of the
optical transmitter (Tx). The third fiber is used for the input signal into the coherent
receiver (Rx).
A commercial, four channel, high-speed DAC and driver provided the high-speed
34Gbaud, 16QAM signals driving the DP-MZI modulator. The transmitted 272 Gb/s
optical signal was noise-loaded and looped back into the Rx signal port of the IMRA.
A commercial high-speed ADC and DSP were used to digitize and process the output
signals from the IMRA receiver and measure the bit-error-rate (BER) performance of
the system. The noise-loading setup (ASE source, optical filter, and variable optical
attenuator (VOA)) allowed us to control the optical signal-to-noise ratio (OSNR). An
erbium-doped fiber amplifier (EDFA) and VOA were placed at the Tx output to boost
and control the optical power into the receiver. An optical spectrum analyzer measured
the signal power and OSNR into the receiver. With this setup, we could measure BER
vs. OSNR performance of the transmission system. As shown, our tests were performed
in loopback (back-to-back) mode. This configuration was sufficient to test whether the
DSP could handle the linewidth of the laser source because the section of the DSP
which handles the laser linewidth is separate from the DSP section which handles fiber
dispersion. Therefore, for this particular test, it was not critical to propagate the Tx
signal over long lengths of fiber.
63
5. III-V/SILICON HYBRID EXTERNAL-CAVITY LASER FOR
COHERENT COMMUNICATION
5.5.2 Experimental Results
In order to assess the performance of our laser source in the coherent system, we
made two measurements. First, a reference measurement was made with a commercial
tunable laser source (Santur ITLA) suitable for long-haul coherent systems. The CW
laser power was 16dBm. The laser wavelength was 1547.2nm. The optical signal power
into the receiver was -10dBm. This first measurement provided a baseline BER vs.
OSNR curve at -10dBm input into the receiver. For the second measurement, the
commercial laser was replaced with our laser source (this work). An EDFA was used
to boost the output from our laser to 16dBm.
Figure 5.13: Measured BER vs. OSNR at 1547.2 nm.
Fig. 5.13 shows the comparison between the BER vs. OSNR curves measured at
1547.2nm with both the commercial laser and the laser from this work. No noticeable
shift was observed between the two curves, confirming the suitability of our laser for
coherent transmission applications. Fig. 5.14 depicts the constellation diagrams of the
34 Gbaud dual-polarization 16-QAM using (left) our ECL, and (right) reference laser.
The quality of the received signals in both cases are comparable.
5.6 Discussion
The demonstrated III-V/silicon hybrid external cavity laser has three advantages: (1)





Figure 5.14: Constellation diagram of the 34 Gbaud DP-16 QAM using (a), (c) our ECL,
and (b), (d) reference laser.
high-volume production of one or more lasers, (2) the high Q-factor Vernier ring struc-
ture provides a wide tuning range and a narrow linewidth, and (3) mode-hop-free
operation and wavelength locking operation are achieved by active controls.
Table. 5.1 compares the performance of our work with other III-V/silicon hybrid
external cavity lasers. The SMSR and linewidth listed are the best results in the C-
band. The stated ower and WPE are the maximum output power and largest wall-plug
efficiency. Of these devices, our tunable ECL achieves the largest tuning range by a
factor of 2 and the narrowest linewidth by a factor of 5.
5.7 Conclusion
We demonstrate a III-V/silicon hybrid external cavity laser with a tuning range larger
than 60 nm in the C-band on a silicon-on-insulator platform. A III-V semicon- ductor
gain chip is bonded in an etched well within the silicon chip with its waveguide(s) edge-
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Reference [304] [301] [299] [321] [322] This
Work






Alignment Passive Passive Passive Active Active Passive
Coupling Butt Butt Vertical Free-space Butt Butt








Tunability (nm) N.A. >20 8 57 27 >60
Power (mW) 15 8 10 35 1.7 11
WPE (%) 7.6 N.A. N.A. N.A. 1.7 4.2
SMSR (dB) 40 40 50 60 60 55
Linewidth (kHz) N.A. 200 1700 130 17 37
Table 5.1: Performance comparison of recent C-band tunable laser works.
coupled to the silicon photonic waveguide(s). The demonstrated packaging method
requires only passive alignment and thus is potentially suitable for mass production.
The laser has an output power of 11 mW in the output waveguide with a wall-plug
efficiency of 4.2%. and a side-mode suppression ratio as large as 55 dB. The measured
linewidth is as narrow as 37 kHz, which is suitable for co- herent communication. In
addition, we successfully demonstrate a 34-Gbaud DP-16QAM transmission using our
laser and a silicon photonic transceiver on par with the performance of commercially
available lasers. To the best of our knowledge, this is the first experimental demonstra-










The work in this chapter includes the design and prototype implementation for Opti-
cally Connected Memory Modules (OCMMs) that offer a novel nanophotonics-based
approach to adapting bandwidth bottlenecks. The proposed modules can be located
up to several meters distant from the CPU, yet supply enough bandwidth to match the
performance of the more restrictive Multi-Chip Modules (MCM) approaches. At these
high bandwidth densities, the Network-on-Chip (NoC) becomes the primary bottleneck
of the architecture, so we organize these memory modules in a reconfigurable nanopho-
tonic interconnect fabric that adapts to memory access patterns. We use architectural
simulation of the design to demonstrate the effectiveness of our approach. Finally, we
demonstrate a functioning prototype of this new architecture using a tunable laser, a
4-channel silicon photonic de-multiplexer chip and a 4x4 mesh NoC synthesized in a
field-programmable gate array (FPGA).
The notable contributions of this work:
• Simulation shows that we can reduce NoC latency by 1.5x and NoC bandwidth
overprovisioning between 33-45% for adversarial traffic patterns as long as the
re-provisioning time for the photonics is held below 50 ns.
• The demonstrated hardware prototype achieves a 15-ns channel switching time
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(well below the 50 ns the simulations required), which demonstrates the feasibility
of implementing the proposed processor-memory architecture in the real world.
• This is the first time that reconfigurable silicon photonic interconnects are pro-
posed and partly demonstrated for a processor-memory architecture.
• This work can be considered as a step toward solving the memory access issue in
current many-core, many-memory systems.
6.1 Memory Wall
In the last decade, the end of Dennard Scaling has led manufacturers to move towards
multi-core chip architectures to circumvent the concomitant clock speed limits that pre-
vent further performance scaling of single core CPUs. Many-core Chip Multiprocessors
(CMPs) continue to scale to ever larger “on-chip” capabilities, but these capabilities are
increasingly limited by off-chip IO bandwidth, especially accesses to off-chip memories,
known as the memory wall problem [323, 324].
Co-packaging of the CMP with stacked memory on silicon carriers or other forms of
Multi-Chip Modules (MCM) has enabled scaling of memory bandwidth by increasing
pin-densities within the MCM using stacked memory technologies such as High Band-
width Memory (HBM) and Hybrid Memory Cube (HMC), but at considerable cost and
complexity. Furthermore, MCMs have very limited area, which means that although
they are able to offer substantial gains in bandwidth, they are unable to offer as much
memory capacity as slower off-chip memory approaches such as DDR DIMMs. Break-
ing out of the MCM using electrical connections is not practical due to the fundamental
bandwidth density limitations of electronic interconnects that have been clearly articu-
lated by David A. B. Miller’s article [325]. There is an urgent need to break out of the
MCM to offer both memory bandwidth and memory capacity and to overcome the cost
and packaging density challenges of continuing to scale the size of MCM technologies.
We will demonstrate that addressing these challenges is both practical and achievable
using a mixed photonic/electronic architecture.
Memory capacities and bandwidth must somehow scale with the compute capabil-
ities of CMPs, and this adds significant pressure to develop better memory interfaces.
This pressure, in addition, might be exacerbated by the forecasted end of Moore’s Law
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[326]. Hence, with transistors available in limited amounts on a single CMP chip, there
is an incentive to exploit these transistors as much as possible for compute operations.
Forecasts of addressing these memory bandwidth challenges by moving to PIM and
non-Von-Neumann architectures ignore the fact that it would further exacerbate the
existing memory capacity challenge [327].
This forecasted heavy reliance on off-chip memories requires memory modules to
be available in large enough quantities and accessible with sufficiently ample band-
widths and low latencies [328]. These requirements are, however, hard to meet with
conventional means. First, the number of IO pins or bumps available to “escape” a
chip is limited, both technologically (e.g. difficulty to fabricate pins or bumps of ever
smaller sizes) and economically (fabrication and packaging costs balloon as bumps are
miniaturized). High data-rate signals are therefore required to overcome pin/bumps
limitations. Second, the space available in the immediate proximity of the chip is in-
herently limited by cost and fabrication complexity. The high data-rate signals must
therefore overcome significant distances to reach the most distant memory modules.
A photonic solution offers a compelling alternative to meet these high bandwidth
and longer communication distance requirements [327, 329, 330, 331], but have in the
past been considered too expensive and complex to compete with electrical solutions.
However, recent advances in the scalable manufacturing of high-bandwidth-density pho-
tonics and with the continued challenges scaling MCM technologies may be a tipping
point for the insertion of photonic technologies into mainstream architectures. Energy
efficient and compact chip-integrated silicon photonics optical transceivers have been
demonstrated as well as “Optical pins”, i.e. fiber-chip optical couplers that can be dis-
tributed around the die have similarly been shown realizable. Processors and memory
can be connected to the photonic IOs through monolithic integration [332], flip-chip
bonding [333], or through-silicon-vias [25, 334, 335], as illustrated in Fig. 6.1. All
combined, these technologies should enable cost-effective and scalably manufacturable
IO blocks offering wide bandwidths over distance up to ten meters. With ∼600-800
Gb/s per “pin”, i.e. per fiber [336], and up to 100 fibers per chip, a total bandwidth
of 10 TB/s (5 TB/s bi-directional) can be made available to the computing resources
concentrated on a single chip (be it a CMP or a GPU). 5 TB/s bi-directional allows for
















Figure 6.1: Integration of photonic and electronic chips using through-silicon-via (TSV).
a desirable metric. The resulting device is an Optically Connected Memory Module or
OCMM.
These optical “pins” and transceivers offer a base level of data communication ca-
pability to match the bandwidth densities offered by 2.5D integrated electronics, but
optical interconnects can also offer an extra level of re-configurability for future mem-
ory systems through optical switching. This additional re-configurability is beneficial
and profoundly necessary to enable these photonic memory fabrics to be scalable. An
optical switch, similarly integrated within a silicon photonic chip, can typically be in-
serted between the optical IOs of CMPs and OCMMs to allow bandwidth to be steered
where and when it is most required. Silicon photonic switches have been demonstrated
to switch Wavelength-Division Multiplexed (WDM) signals using techniques, like comb
switching [202, 337, 338]. Some switches can switch in several nanoseconds [339]. A
photonics-connected processor-memory system is an interdisciplinary research topic
that requires knowledge of both computer architecture and optical interconnect. How-
ever, previous works are either pure simulation works (computer-architecture oriented)
[324, 340, 341, 342, 343, 344] which lack experimental demonstrations of the manufac-
turability of the proposed systems, or are pure experimental works (optical-interconnect
oriented) [332, 345, 346, 347] which demonstrate only the optical link without provid-
ing evidence of the impact on the performance of the whole system performance. In
addition, most of the prior works focused on using non-reconfigurable optical intercon-
nects (e.g. performing WDM through a single bus waveguide). To our knowledge, no
published work has shown how optical switching can be leveraged in the context of a
many-core multi-memory system.
The benefits brought by such reconfigurable optically connected memory systems
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was investigated. The demonstrated switching time (∼15 ns) is of the same order as
the transaction latency of the existing and emerging memory technologies [348], which
is fast enough to enable dynamic optimization of the processor-memory interconnect
at run time.
6.2 Memory-Traffic-Induced Bottlenecks
We begin by providing an overview of the memory architecture underlying most contem-
porary CMPs, we analyze its weaknesses and show how reconfigurable CMP-OCMMs
links can benefit the architecture. Also, we present how a tunable laser combined with
a WDM de-multiplexer can be used to emulate a switch, discuss the limitations of the
resulting system compared to an optical spatial switch, and briefly evoke avenues to
realize spatial switching while fulfilling latency requirements.
6.2.1 Overview of Memory Architecture of Contemporary CMPs
High performance commercial CMPs (both CPU- and GPU-based) have been moving
towards a tiled approach consist of several identical tiles or islands that can be either
compute cores, memory gateways, or in charge of specific IOs. The tiles are intercon-
nected with a Network-on-Chip (NoC) usually in a 2D mesh or torus topology. Each
memory gateway lead to a unique memory module where all the necessary memory
resources are uniformly visible in a flat address space, accessible through that unique
gateway. However, despite recent drastic improvements, the bandwidth (byte/s) and
storage capacity (bytes) of a single memory module are by far too limited to satisfy
the requirements of modern many-core processors. Moreover, such high-bandwidth
memory gateways lead to major traffic hot-spots and Non-Uniform-Memory-Access
(NUMA) effects once connected to a 2D-mesh organized NoC, as all the data-traffic to
and from this module would be concentrated on a single spot of the NoC intersection -
forcing either an over-provisioning of the NoC bandwidth, or adopting an ad-hoc NoC
topology. Multiple modules are therefore connected to a CMP in parallel to provide
the necessary amounts of bandwidth and capacity to the cores. For example, the Intel
“Knight Landing” Xeon Phi has no less than 10 distinct gateways leading to as many
independent memory modules [349]. These multiple gateways can be disseminated















Figure 6.2: (a) Multiple cores need to communicate with one or more diametrically
opposed gateways (b) The part of the NoC located around the victim gateway is saturated.
Nevertheless, even with distributed traffic injection/ejection, the system remains
potentially subject to severe memory-traffic-induced NoC bottlenecks as it fails to ad-
dress NUMA effects or contention due to cross-NoC traffic. We break this down into
two types of bottlenecks: those arising when multiple cores need to communicate with
one or more diametrically opposed gateways, and the bottlenecks caused by intensive
exchanges between many cores and a unique “victim” gateway. In the first case, adver-
sarial data-flows traversing the NoC may saturate the bisection bandwidth or create
hot-spots of bandwidth contention (Fig. 6.2(a)). In the second case, the tiles located
around the victim gateway can become saturated (Fig. 6.2(b)). In both cases, NoC
bottlenecks prevent the “expensive” off-chip bandwidth to be fully utilized. Moreover,
long journeys across the NoC also increase latency of memory requests, which is also
detrimental to performance.
Adversarial situations as depicted in Fig. 6.2 can be avoided or limited by using
shrewd (NUMA-aware) allocation of memory addresses across the cores a using a first-
touch memory allocation policy to cause cores to exclusively communicate with the
nearest memory gateway so that no excess traffic is injected onto the NoC. Realizing
such a precise and always coherent allocation of memory blocks is, however, a hard
task - especially when processes may be shifted around by operating systems over their
lifetime. In addition, the bottlenecks can anyway be solved by over-provisioning NoC
bandwidth, which is expensive both in terms of energy-efficiency and area.
To relieve the NoC from memory traffic induced bottlenecks without shifting the
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Figure 6.3: (a) 21-core 4-memory system without photonic switch (b) At time tn, traffic
from memory 1 is directed to gateway 1, feeding the nearby processor cores, (c) At time
tn+1, the traffic from memory 1 is re-shuffled to gateway 2, (d) At time tn+2, the traffic
from memory 1 is re-shuffled to gateway 3, (e) At time tn+3, the traffic from memory 1 is
re-shuffled to gateway 4.
burden onto the programmer/compiler or bandwidth over-provisioning, we here propose
a novel approach of inserting an optical switch in between the gateways and the memory
modules and offering multiple circuit-switched paths to shift bandwidth to where it is
needed. The rationale of the concept can be described through a few examples. In
situations where the memory storage available in a single module is actively solicited
by numerous cores, the optical switch can be used to shuffle the mapping between
gateways and the heavily solicited module (Fig. 6.3). This module’s gateway can
get a dedicated optical pathway directly to its destination provisioned using the optical
circuit switches - permitting the memory traffic to be distributed over different sections
of the NoC and thereby alleviating the bottlenecks.
The optical switch can also be leveraged to reduce the distance between cores and
gateways, as shown in Fig. 6.4(a) and Fig. 6.4(b). The geometrical organization of
many-core processors obliges requests to travel over a variable and potentially large
number of NoC links and routers - each of which incur a delay in data transfers. In a
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simple example architecture involving 4 memory gateways located in the edge middle,
as depicted in Fig. 6.2 and Fig. 6.3, the hop distance between a core and a gateway
can range from 1 (minimum hop counts) to 3/2n-1 (maximum hop counts) in an n-by-n
mesh network, as shown in Fig. 6.4(c). In the worse-case the traffic scales with 1.5n.
Fig. 6.4(c) also shows the average memory access hop count, across all cores, when
each core uniquely accesses i) its nearest memory interface (perfect locality - scaling as
0.31n), equally accesses all the memory interfaces (uniform access - scaling as 0.75n),
or iii) accesses its farthest memory interface (adversarial access - scaling with n). Note
that there is a wide gap between perfect locality and adversarial accesses. Adversarial
memory traffic asymptotically scales 3 times faster than perfectly local traffic, thus calls
for 3 times larger NoC bandwidth overprovisioning to obtain the same congestion. Of
course, inserting a silicon photonic switch will not transform any adversarial situation
into a perfectly local one, yet the room for progression is appreciable. Our models
project that we can reduce NoC bandwidth can be reduced by 1-1/1.5 = 33%.
Inserting an optical switch also reduces the hop counts by 1.5x, thus reducing re-
quest latencies. However, since optical circuit switches cannot reconfigure connectivity
on a per-packet basis, request latencies might also be negatively affected if memory
traffic is interrupted by the relatively coarse-grained switch reconfiguration time. To
guarantee efficiency, the optical switch must be able to reconfigure itself rapidly. How-
ever, if the switching granularity is too coarse, the waiting time for the appropriate
switch configuration (i.e. in Fig. 6.3, packets issued by memory 1 and destined to
gateways 2, 3 and 4) starts to dominate the latency. The choice of the time separation
switch adaptation is thus a fine trade-off, which we explore in the next section.
6.2.2 Emulation of Spatial Switching with Tunable Laser
As evoked in the introduction, memory links typically show bandwidth of the Ter-
abytes/s order as CMPs or GPUs approaching 10 TFlops have ever increasing need for
memory bandwidth and capacity. To obtain this kind of performance density, the full
Tb/s bandwidth of a fiber is required for each link using wavelength division multiplex-
ing (WDM). Consequently, the reconfigurable interconnect such as the one proposed
here must eventually be realized with a spatial optical switch, capable of re-arranging
the connectivity between N input and N output fibers.
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Figure 6.4: (a) A many-core multi-memory architecture using electronic interconnects.
Red path: 5 hop on NoC for memory 1 to reach core (2, 1), (b) A many-core multi-memory
architecture using a 4x4 switch as reconfigurable memory fabric. Green path: 1 hop for
memory 1 to reach core (2, 1), (c) Number of average hops of all the cores vs. NoC
dimension.
Optical spatial switches have been fabricated on silicon photonic platforms and
demonstrated at the optical path level [34, 350]. However, the entire simultaneous con-
trol of the different switching elements in a dynamic environment remains challenging
and has yet to be demonstrated.
To assess the feasibility of our approach, we opted for an approach where a (dy-
namic) spatial switch is emulated with a static WDM de-multiplexer combined with
tunable lasers. Instead of directly controlling the switch to steer the optical switch to
the correct output port, we change the wavelength emitted by each laser to change the
optical path. By virtue of the WDM de-multiplexer, signals will be routed on distinct
ports depending on their wavelength. The control mechanism is now isolated to one
component per link (the laser) as opposed to direct control of the photonic switching
elements, which would require many components to be controlled simultaneously to
change the routing topology. Moreover, very fast tunable lasers have been demon-
strated - in particular the one we leverage here [351]. The rationale of our approach
can be illustrated using Fig. 6.5: in situations where the memory storage available in
a single module is actively solicited by numerous cores, the tunable laser can be used
to shuffle the mapping between gateways and the heavily solicited module in a round-
robin fashion or a TDM manner. Note that to realize the round-robin connection of
the OCMM as realized in our simulations, we only need a 1x4 functionality, therefore






Figure 6.5: Reconfigurable photonic interconnect using a fast-tunable laser and a silicon
photonic de-multiplexer (represented by the four heavy rings) (a) at time tn, traffic from
memory 1 is directed to gateway 1, feeding the nearby processor cores, (b) at time tn+1,
the traffic from memory 1 is re-shuffled to gateway 2, (c) at time tn+2, the traffic from
memory 1 is re-shuffled to gateway 3, (d) at time tn+3, the traffic from memory 1 is re-
shuffled to gateway 4. At time tn+4, the laser would be tuned back to direct the memory
1 traffic to gateway 1.
6.3 Simulation
6.3.1 Simulation Parameters and Benchmarks
We use the Structural Simulation Toolkit (SST) [352] to evaluate of our approach. The
simulated NoC consists of 4 memory gateways and 21 processor cores connected in a
5x5 mesh topology (Fig. 6.6). Each memory gateway (MG) tile comprises a router
and a directory controller. Every directory controller controls an external Dynamic
Random-Access Memory (DRAM) clocked at 300 MHz. Each core tile comprises one
SST Miranda lightweight processor, one router, 32 KB of L1 cache and 256 KB of L2
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Figure 6.6: Simulated 21-core 4-memory architecture.
cache (private cache). The clock of both cores and NoC is set to 2.1 GHz to reflect a
“typical” CMP use case. Considering a width of 8 Bytes for each direction, and a 25%
NoC communication overhead (header, flow-control, etc.) this results in a bidirectional
NoC link bandwidth of 12.6 GB/s (6 Bytes × 2.1 GHz).
We assume only the read-direction (from memory to NoC) uses silicon photonic
switching functionality, while the write-direction (from NoC to memory) still uses fixed
connections in order to assure memory consistency on writebacks. Miranda cores run
a simple synthetic benchmark, STREAM, intended to measure sustainable memory
bandwidth for simple vector kernels. To mimic a situation where a single DRAM
is heavily solicited by all cores, the address space to be accessed by the STREAM
benchmark is set to reside in the first memory module exclusively.
Link re-configurability is modeled in a simplified way where the most heavily ac-
cessed memory module is connected to the alternative (less congested) gateways in a
round-robin fashion. A change of gateway is triggered once a predefined number of
memory responses M have been sent to the current gateway, M being a parameter.
The time the switch stays in the same configuration is therefore traffic dependent. For
example, if M is fixed to 128, the switch remains at least for 1/300 MHz × 128 = 426 ns
in the same state, which is long enough to amortize link unavailability times (resulting
from re-configuration of silicon photonic switch) up to ∼100 ns. In general, the larger
M, the longer the switch stays in the same configuration.
6.3.2 Simulation Results
We simulate two different cases. The first one is called fixed memory injection case, in







Figure 6.7: (a) Execution time of stream benchmark under fixed or TDM-switched mem-
ory connection modes, (b) Performance impact of the M parameter, which defines the
number of packets between two optical reconfigurations, (c) Number of sent packet of 25
routers in mesh topology under fixed memory connection, and (d) Number of sent packet
of 25 routers in mesh topology under TDM-switched memory connection.
connection. The other is called Time-Division Multiplexing (TDM)-switched case, in
which only the read-direction adopts the channel switching functionality. By bench-
marking TDM-switched injection case against fixed memory injection case, the perfor-
mance improvement contributed by the link re-configurability can be extracted.
The execution time of STREAM kernel with fixed memory injection case or TDM-
switched injection case is shown in Fig. 6.7(a). We observe that the TDM-switched
injection achieves lower execution time than the fixed injection when NoC bandwidth is
available in limited amounts, i.e. inferior to 15.5 GB/s (equivalent to 10 Bytes width).
This is expected since the NoC traffic is linearly reduced by the reduced number of hops,
which enables the architecture to tolerate more traffic before reaching the congestion
point.
The insertion of an optical switch allows a substantial down-grading of the NoC
bandwidth to reach the same performance level. For example, in the TDM time = 0
ns case, the NoC link bandwidth required to execute the benchmark in less than 75 µs
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Figure 6.8: (a)-(d) Execution time of stream benchmark when changing the NoC switch-
ing latency (input/output NoC latency) with a 4 GB/s, 12 GB/s, 20 GB/s, and 24 GB/s
NoC bandwidth.
is 12 GB/s, whereas 22 GB/s of NoC link bandwidth is required to achieve the same
performance in the fixed case (thereby enabling a 45% reduction in bandwidth over-
provisioning for the NoC). Fig. 6.7(c)-(d) compares the cumulated load offered to the 25
routers during the simulation. The impact of the optical switch on the load distribution
appears clearly. Fig. 6.7(b) illustrates the performance impact of the M parameter,
which dictates the frequency of switching occurrences. The NoC bandwidth is fixed
to 12 GB/s. As expected, the parameter M is subject to a trade-off between frequent
reconfiguration leading to efficient distribution of traffic across gateways, but important
unavailability time (M small), and sporadic reconfigurations limiting unavailability but
yielding lower benefits in terms of load distribution (large M). We also note that M
should be selected taking the switch reconfiguration time into consideration.
Fig. 6.8(a)-(d) show the execution time of STREAM benchmark when changing
the NoC switching latency (input/output NoC latency) with a 6 GB/s, 12 GB/s, 18
GB/s, and 24 GB/s NoC bandwidth. The silicon photonic switch reduces the number
of hops required, and thus makes the performance less affected by potentially high
per-hop latencies. Having variable injection points does not provide performance gains
the 24 GB/s case, where bandwidth is abundant even for the fixed case and latencies
can be hidden. In contrast, when NoC latency become significant, the reconfigurable





In previous section, we showed in simulation that inserting a photonic switch in between
a many-core processor and several OCMMs partly alleviates the bottleneck formed by
the NoC and thus increases the effective memory subsystem performance. In this
Section, we investigate how such a reconfigurable interconnect can be effectively im-
plemented to exploit the benefits of OCMMs exhibited in simulation. We prototype
and experimentally evaluate our reconfigurable silicon photonic memory fabric archi-
tecture that was simulated in Section 3. To approach the tight channel switching time
requirement identified in our simulation model, we leverage a tunable laser whose re-
sponse time is as low as several nanoseconds to achieve rapid link re-configurability. In
subsections 4.1 and 4.2, we conduct three experiments to characterize the optical link
performance and demonstrate data transmission through the network.
6.4.1 Static and Dynamic Optical Link Performance
Fig. 6.9(a) shows our system testbed, which includes a tunable laser, a LiNbO3 mod-
ulator, a polarization controller, an erbium-doped fiber amplifier (EDFA), a silicon
photonic 1x4 wavelength de-multiplexer, four 12.5 GHz PIN photodetectors (PDs),
four trans-impedance amplifiers (TIAs) and four limiting amplifiers (LAs). Two Altera
Stratix V FPGA boards are also used for control of the photonic components and to
emulate the electrical components of the system (the NoC, processors, and OCMM).
One 40 Gb/s quad small form-factor pluggable (QSFP) transceiver is implemented in
each FPGA board using Altera’s transceiver core. The electrical signal coming from the
QSFP transceiver is passed through a QSFP adapter, which is plugged into the QSFP
cage on the FPGA board. The QSFP adapter is used to convert the 40Gb/s QSFP
transceiver into four independent 10 Gb/s transceivers, as shown in Fig. 6.9(d). Fig.
6.9(c) shows an image of the silicon photonic de-multiplexer chip. The input/output
optical signals are coupled into/out of the chip through the glued fiber array. De-
multiplexing is implemented using a ring resonator. Control signals of micro-ring res-
onators, necessary to align and stabilize the ring resonance, are applied through the
landed probe.
We conducted the first experiment to verify the static optical link performance. This
means that the tunable laser is fixed to one of the four wavelengths (λ1=1548.1 nm;
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Figure 6.9: (a) Experimental setup for the characterization of the static and dynamic
optical link performance, (b) Image of a fast, C-band tunable laser, (c) Chip image with
probes landed and fiber array attached, and (d) Image of the Stratix V FPGA connected
with QSFP cable.
λ2=1551.3 nm; λ3=1554.5 nm; λ4=1557.7 nm) for the duration of the experiment, as
shown in Fig. 6.9(a). A 10-Gb/s 231-1 pseudorandom binary sequence (PRBS) is first
generated by the left FPGA and then transmitted through the QSFP transceivers of
the FPGA boards. A RF cable (Fig. 6.9(d)) plugged into this port is used to collect the
signal and route it to a RF modulator driver for amplification. The output of this driver,
at the on-off keying (OOK) non-return-to-zero (NRZ) encoding, is finally applied to a
broadband LiNbO3 modulator that modulates the light received from the tunable laser.
The modulated data is then amplified with an EDFA to a power of 14 dBm and injected
into the silicon photonic 1x4 de-multiplexer. Four micro-ring resonators in the de-
multiplexer are used to selectively drop the four light channels to different output ports.
On each of the four drop ports, PDs, TIAs, and LAs are used to convert the optical
signals back into electrical signals. The eye diagrams (Fig. 6.10(a)) of four electrical
signals are finally recorded by a digital communications analyzer (DCA). The Stratix V
FPGA shown in the middle of Fig. 6.9(a) is used to tune the center wavelengths of four
micro-ring resonators to the above four wavelengths, using integrated heaters through
two digital-to-analog converter (DAC) daughter cards. The four micro-ring resonators




Figure 6.10: (a) Measured eye diagram, and (b) Experimental demonstration of time-
sequenced switching diagrams with a channel switching time of 15 ns.
thermal crosstalk between the adjacent micro-ring resonators is very small. In the
beginning of the experiment, we manually tuned the voltages of the integrated heaters
to align the wavelengths of the micro-ring resonators to the desired wavelengths. This
step is necessary because we need to compensate the fabrication variations. During
the experiment, we did not observe any obvious wavelength drifts. Thus, the thermal
stabilization is not required for our experiment. More advanced thermal stabilization
techniques can be used to replace the manual adjustment [353, 354, 355].
After assessing transmission in a static configuration, we verified the dynamic re-
configurability of the optical link. In this experiment, the tunable laser is programmed
to emit light during 2.02 µs onto four wavelengths successively, in a round-robin fashion.
The experimental setup is the same as shown in Fig. 6.9(a). Fig. 6.10(a) show the
eye diagram of four optical wavelengths routed in four different static configurations of
the 1x4 Silicon photonic de-multiplexer. Clear and open eyes indicate that the physical
layer of the network is capable of error-free data transmission (bit error rate < 10−12).
Fig. 6.10(b) illustrates the measured responses at the four drop ports of the Silicon
photonic de-multiplexer using a four-channel oscilloscope. The figure shows that the
four channels are turned on/off in a round-robin fashion because of the switching of
the tunable laser. The measured switching time (defined by the rise/fall time) of the
signal recovered at the output is 15 ns.
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Figure 6.11: Experimental setup for data transmission demonstration.
6.4.2 Data Transmission
We performed the last experiment to show data transmission between two FPGAs using
the proposed reconfigurable optical link. Fig. 6.11 shows the implemented experimental
setup. Two Altera Stratix V FPGAs with 4x10-Gb/s QSFP transceivers are used
to emulate the processor side and OCMM side, respectively. The processor chip is
emulated by a 4x4 mesh NoC generated and synthesized for the FPGA using OpenSoC
Fabric [356], a NoC hardware generator based on the CHISEL Hardware Description
Language (HDL). The generated NoC contains 16 tiles. Four of them are memory
gateway tiles, which locate at the four corners of the mesh and are connected directly
to the output of the four LAs. Other tiles are dummies just used as sinks for incoming
packets. The OpenSoC NoC allows the flits to be routed from any memory gateway tiles
to any destination tiles and vice-versa. The flits received from the memory are collected
at the four memory gateway tiles of the OpenSoC fabric, packaged as payload by the
synthesized routers, and routed with their respective destination tiles. The memory
requests, which include the information of destination tile number, initial data address,
and data length, are generated by a simple memory request generator implemented
in the processor node. To emulate the memory node, we use the Altera’s provided
memory controller to read/write data from/into the four on-board SDRAMs, through
a 72-bit wide bus.
In memory-to-processor direction, the reconfigurable silicon photonic link is imple-
mented as in the two previous experiments. Depending on the different wavelengths
of the tunable laser, an optical link is established between one Tx port of the QSFP
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transceiver in memory node to one of the four Rx ports of the QSFP transceiver in pro-
cessor node, each port being routed to the four memory tiles. In processor-to-memory
direction, four RF cables are used to connect the four Tx ports of the QSFP transceiver
in processor node to the Rx ports of the QSFP transceiver in memory node.
The experimental procedure is as follows: (i) the micro-ring resonators of the sil-
icon photonic de-multiplexer are tuned to the designated wavelengths by applying
proper biasing control voltages through the DACs of right FPGA, (ii) tunable laser
is programmed to switch among four wavelengths in a round-robin fashion starting
from wavelength (λ1), (iii) right FPGA monitors the output power from the four
PD/TIA/LA chains. When the right FPGA detects high voltage at Rx1, it recog-
nizes the tunable laser is switched to wavelength (λ1) and then sends a packet with the
SYN (or synchronization) message through Tx1 to the left FPGA to establish a new
connection, (iv) left FPGA returns a packet with the SYN and ACK (or acknowledge-
ment) message through its own Tx1, (v) the right FPGA returns a packet with just
the ACK message, notifying the left FPGA that the connection has been established
using wavelength λ1, (vi) the memory request generator in the right FPGA sends a
read command with the data initial address, data size information, and destination
core number to the left FPGA, (vii) the left FPGA reads the requested data from the
DRAMs (viii) the requested memory data is sent on the QSFP transceiver’s 1st channel
toward the optical interconnect; if the requested data size is larger than the maximum
data size that can be transferred during the period when laser stays in wavelength (λ1),
the data is buffered and transferred when laser is switched to the next wavelength and
a new connection is established, (ix) the data packet is dropped by de-multiplexer at
different PD/TIA/LA chains which connect to the different memory gateway tiles, and
(x) the data packet is routed to the correct tile through the OpenSoC switch fabric.
It is worth noting that steps (iii)-(v) is a three-way handshake [357] process that
not only helps establishing a full-duplex connection between two FPGAs, but more
importantly allows the transceivers to complete clock and data recovery (CDR). In this
experiment, every time laser tunes its wavelength, the related Rx/Tx pair at the pro-
cessor node is activated, while others go to idle state. The newly-activated Rx/Tx pair
at the processor node needs to perform this three-way hand shake with the counterparts
at the memory node to complete the CDR. So, even though the laser is keep switch-
ing its wavelengths, the data read from memory is only transmitted when the CDR
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Figure 6.12: OpenSoC switch fabric outputs showing four cores simultaneously receiving
memory data from four memory interfaces.
is completed and the links support error-free transmission. Note that any handshake
process/packet transmission must be performed when the laser gets stable at one of the
four wavelengths and stopped during the period when the laser is switching (about 15
ns). This synchronization between laser and the two FPGAs is achieved during steps
(ii)-(iii).
Fig. 6.12 depicts the output timing diagram captured using the SignalTap tool
offered by Altera’s Quartus-II development environment. The packets are routed to
four different processor tiles through the mesh NoC. The top-most signal is a 100 MHz
clock signal that drives the OpenSoC fabric. The other 16 signals are the output
valid flags indicating that a packet is being passed by a router to its corresponding
core. Received Flits from four different memory gateways are routed to their respective
output ports (5, 6, 9, 10) successfully, while other ports remain “quiet”.
In sum, we prototyped a reconfigurable silicon photonic interconnect using a tun-
able laser, a silicon photonic de-multiplexer, and two FPGAs. We characterized optical
link performance and demonstrated error-free transmission and fast link reconfigura-
tion. The demonstrated optical interconnect shows a nanosecond-level (15 ns) channel
switching latency, which makes our proposed scheme both practical and performant.
6.5 Conclusion
In this study, we show that runtime optical re-configurability implemented with silicon
photonic switches can be used to offload network-on-chips from memory traffic. This
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enables a reduction of area and power budgets allocated to the network-on-chip, and
ensures an optimal utilization of off-chip memory links. Simulation results indicate that
to achieve significant speedup of performance, the channel reconfiguration time must
be in the tens of nanoseconds regime, otherwise, the channel reconfiguration overhead
will slow down the system performance. To approach this tight channel switching
time requirement, we prototype a reconfigurable silicon photonic interconnect using
a fast-tunable laser and a silicon photonic de-multiplexer. The demonstrated optical
interconnect shows a nanosecond-level (15 ns) channel switching latency, which makes
such a design both practical and performant. We believe that our proposed silicon
photonic interconnect can be a promising solution to address the memory access issues




7.1 Summary of Contributions
This work demonstrated a new design and optimization methodology for silicon pho-
tonic devices. The use of particle swarm optimization in conjunction with 3D FDTD
simulation is a powerful tool to design small-footprint and high-performance silicon
photonic devices. The polarization rotator and 90◦ optical hybrid are two good exam-
ples showing how this method can be used to design outstanding devices.
Furthermore, this work demonstrated a polarization-insensitive short-reach WDM
receiver and a high-performance C-band tunable laser for coherent transmission. The
two seemingly unrelated works address equally important issues faced by polarization-
diversity and phase-diversity communication systems, respectively.
Lastly, this work demonstrated an Optically Connected Memory Module (OCMM)
which offers a new nanophotonics-based approach for handling bandwidth bottlenecks.
At high bandwidth densities, the Network-on-Chip (NoC) becomes the primary bot-
tleneck of the architecture, so the memory modules are organized in a re- configurable
nanophotonic interconnect fabric that adapts to memory access patterns.
7.2 Recommendations for Future Work
On the topic of silicon photonic device design and optimization, especially the geo-
metric optimization of passive silicon photonic devices, the following research ideas are
suggested:
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• Utilize particle swarm optimization to design novel passive silicon photonic de-
vices, like metastructures [358].
• Investigate other evolutionary algorithms, like genetic algorithm [218].
• Investigate more counter-intuitive inverse design algorithms, like directory binary
search algorithm [224, 225, 226].
• Apply the evolutionary computation/inverse design algorithms to the design of
active silicon photonics, like the optimization of the p-i-n junction of traveling-
wave Mach-Zehnder modulator.
• Implement a distributed optimization algorithm, which can better utilize the
increasingly widespread cloud computing infrastructures.
On the topic of silicon photonic lasers and transceivers, the following research ideas
are suggested:
• Optimize the coupling loss of the III/V chip and the silicon photonic chip to
maximize the output power and reduce the threshold current.
• Optimize the geometric and gain profile of the III-V chip to achieve higher gain
across the entire C-band.
• Develop the control algorithm to avoid mode-hopping during laser operation.
• Optimize a cascaded Mach-Zehnder demultiplexer to achieve lower loss, thus
higher receiver sensitivity.
On the topic of reconfigurable optical interconnects, the following research ideas are
suggested:
• Implement the benchmarks in an FPGA.
• Implement an ultrafast silicon-photonic switch fabric that can switch in nanosec-
onds.
• Investigate the reconfigurable optical interconnects for the next-generation mem-
ory modules, like Hybrid Memory Cube (HMC), High Bandwidth Memory (HBM).
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7. SUMMARY AND CONCLUSION
7.3 Final Remarks
It is well established that silicon photonics can leverage the mature CMOS-style design,
fabrication and test infrastructure to achieve high chip reproducibility and uniformity
at low cost. After two decades of active research and development, silicon photonics is
transferring from the laboratory to marketplace.
Optical transceivers for the data center and telecommunication alike are very promis-
ing application areas for silicon photonics. However, to successfully build and bring a
silicon-photonic transceiver product to the market is not an easy task. It requires a
team of multi-disciplinary experts to address a wide range of issues from design through
fabrication, testing and analysis.
Within this context, the device-level innovation and system-level analysis, such as
demonstrated in this dissertation, will continue to grow in importance.
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